ATTACHMENT 1

AEC - Q101-001 Rev-A

HUMAN BODY MODEL (HBM)
ELECTROSTATIC DISCHARGE (ESD)
TEST
NOTICE

AEC documents contain material that has been prepared, reviewed, and approved through the AEC Technical Committee.

AEC documents are designed to serve the automotive electronics industry through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than AEC members, whether the standard is to be used either domestically or internationally.

AEC documents are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action AEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the AEC documents. The information included in AEC documents represents a sound approach to product specification and application, principally from the automotive electronics system manufacturer viewpoint. No claims to be in Conformance with this document may be made unless all requirements stated in the document are met.

Inquiries, comments, and suggestions relative to the content of this AEC document should be addressed to the AEC Technical Committee on the link http://www.aecouncil.com.

Published by the Automotive Electronics Council.

This document may be downloaded free of charge, however AEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

Printed in the U.S.A.
All rights reserved

Copyright © 2005 by Delphi, Siemens VDO, and Visteon Corporation. This document may be freely reprinted with this copyright notice. This document cannot be changed without approval by the AEC Components Technical Committee.
1. SCOPE

1.1 Description:

The purpose of this specification is to establish a reliable and repeatable procedure for determining the HBM ESD sensitivity for discrete components.

1.2 Reference Documents:

EOS/ESD Association Specification STM5.1
JEDEC Specification EIA/JESD22-A114

1.3 Terms and Definitions:

The terms used in this specification are defined as follows.

1.3.1 Component Failure:

A condition in which a component does not meet all the requirements of the acceptance criteria, as specified in section 5, following the ESD test.

1.3.2 Device Under Test (DUT):

An electronic component being evaluated for its sensitivity to ESD.

1.3.3 Electrostatic Discharge (ESD):

The transfer of electrostatic charge between bodies at different electrostatic potentials.

1.3.4 Electrostatic Discharge Sensitivity:

An ESD voltage level resulting in component failure.

1.3.5 ESD Simulator:

An instrument that simulates the human body model ESD pulse as defined in this specification.
1.3.6 Human Body Model (HBM) ESD:

An ESD pulse meeting the waveform criteria specified in this test method.

1.3.7 Maximum Withstanding Voltage:

The maximum ESD voltage at which, and below, the component is determined to pass the failure criteria requirements specified in section 4.

1.3.8 PUT:

The pin and/or terminal under test.

1.3.9 Ringing current (IR):

The high frequency current oscillation usually following the pulse rise time.

1.3.10 Worst Case Pin and/or Terminal Pair (WCP):

WCP is the pin and/or terminal pair representing the worst case waveform that is within the limits and closest to the minimum or maximum parameter values as specified in Table 1. The WCP shall be identified for each socket.

2. EQUIPMENT:

2.1 Test Apparatus:

The apparatus for this test consists of an ESD pulse simulator and DUT socket. Figure 1 shows a typical equivalent HBM ESD circuit. Other equivalent circuits may be used, but the actual simulator must be capable of supplying pulses that meet the waveform requirements of Table 1, Figure 2, and Figure 3.
Figure 1: Typical Equivalent HBM ESD Circuit

Notes:

1. Figure 1 is shown for guidance only; it does not attempt to represent all associated circuit components, parasitics, etc.
2. The performance of any simulator is influenced by its parasitic capacitance and inductance.
3. Precautions must be taken in simulator design to avoid recharge transients and multiple pulses.
4. R2, used for Equipment Qualification as specified in section 2.3, shall be a low inductance, 1000 Volt, 500 ohm resistor with ±1% tolerance.
5. Piggybacking of DUT sockets (the insertion of secondary sockets into the main DUT socket) is allowed only if the combined piggyback set (main DUT socket with the secondary DUT socket inserted) waveform meets the requirements of Table 1, Figure 2, and Figure 3.
6. Reversal of terminals A and B to achieve dual polarity is not permitted.
7. S2 should be closed 10 to 100 milliseconds after the pulse delivery period to ensure the DUT socket is not left in a charged state. S2 should be opened at least 10 milliseconds prior to the delivery of the next pulse.

2.2 Measurement Equipment:

Equipment shall include an oscilloscope and current probe to verify conformance of the simulator output pulse to the requirements of this document as specified in Table 1, Figure 2, and Figure 3.

2.2.1 Current Probe:

The current probe shall have a minimum bandwidth of 350 Mhz and maximum cable length of 1 meter (Tektronix CT-1 or equivalent).

2.2.2 Evaluation Loads:

The two evaluation loads shall be: 1) a low inductance, 1000 volt, 500 ohm sputtered film resistor with ±1% tolerance, and 2) an 18 AWG tinned copper shorting wire. The lead length of both the shorting wire and the 500 ohm resistor shall be as short as possible and shall span the maximum distance between the worst case pin and/or terminal pair (WCP) while passing through the current probe as defined in section 2.2.1.
2.2.3 Oscilloscope:

The oscilloscope and amplifier combination shall have a minimum bandwidth of 350 Mhz, a minimum sensitivity of 100 milliamperes per large division and a minimum visual writing speed of 4 cm per nanosecond.

2.3 Equipment Qualification:

Equipment qualification must be performed during initial acceptance testing or after repairs are made to the equipment that may affect the waveform. The simulator must meet the requirements of Table 1 and Figure 2 for five (5) consecutive waveforms at all voltage levels using the worst case pin and/or terminal pair (WCP) on the highest pin count, positive clamp test socket DUT board with the shorting wire per Figure 1. The simulator must also meet the requirements of Table 1 and Figure 3 for five (5) consecutive waveforms at the 1000 volt level using the worst case pin and/or terminal pair (WCP) on the highest pin count, positive clamp test socket DUT board with the 500 ohm load per Figure 1. Thereafter, the test equipment shall be periodically qualified as described above; a period of one (1) year is the maximum permissible time between full qualification tests.

2.4 Simulator Waveform Verification:

The performance of the simulator can be dramatically degraded by parasitics in the discharge path. Therefore, to ensure proper simulation and repeatable ESD results, it is recommended that waveform performance be verified on the worst case pin and/or terminal pair (WCP) using only the shorting wire per section 2.4.1. The worst case pin and/or terminal pair (WCP) for each socket and DUT board shall be identified and documented. The waveform verification shall be performed when a socket/mother board is changed or on a weekly basis (if the equipment is used for at least 20 hours). If at any time the waveforms do not meet the requirements of Table 1 and Figure 2 at either the 1000 or 4000 volt level, the testing shall be halted until waveforms are in compliance.

2.4.1 Waveform Verification Procedure:

a. With the required DUT socket installed and with no component in the socket, attach a shorting wire in the DUT socket such that the worst case pin and/or terminal pair (WCP) is connected between terminal A and terminal B as shown in Figure 1. Place the current probe around the shorting wire.

b. Set the horizontal time scale of the oscilloscope at 5 nanoseconds per division or less.

c. Initiate a positive pulse at either the 1000 or 4000 volt level per Table 1. The simulator shall generate only one (1) waveform per pulse applied.

d. Measure and record the rise time, peak current and ringing current. All parameters must meet the limits specified in Table 1 and Figure 2.

e. Initiate a negative pulse at either the 1000 or 4000 volt level per Table 1. The simulator shall generate only one (1) waveform per pulse applied.

f. Measure and record the rise time, peak current and ringing current. All parameters must meet the limits specified in Table 1 and Figure 2.
g. Set the horizontal time scale of the oscilloscope at 100 nanoseconds per division or greater and initiate a positive pulse at either the 1000 or 4000 volt level per Table 1. The simulator shall generate only one (1) waveform per pulse applied.

h. Measure and record the decay time and ringing current. All parameters must meet the limits specified in Table 1 and Figure 2.

i. Initiate a negative pulse at either the 1000 or 4000 volt level per Table 1. The simulator shall generate only one (1) waveform per pulse applied.

j. Measure and record the decay time and ringing current. All parameters must meet the limits specified in Table 1 and Figure 2.

<table>
<thead>
<tr>
<th>Voltage Level (V)</th>
<th>Ipeak for Short, Ip (A)</th>
<th>Ipeak for 500 Ohm * Ip (A)</th>
<th>Rise Time for Short, tr (ns)</th>
<th>Rise Time for 500 Ohm * tr (ns)</th>
<th>Decay Time for Short, td (ns)</th>
<th>Ringing Current IR (A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1000</td>
<td>0.60 - 0.74</td>
<td>.375 - .55</td>
<td>2.0 - 10</td>
<td>5.0 - 25</td>
<td>130 - 170</td>
<td>15% of Ip and Irpr</td>
</tr>
<tr>
<td>2000</td>
<td>1.20 - 1.46</td>
<td>Not Applicable</td>
<td>2.0 - 10</td>
<td>Not Applicable</td>
<td>130 - 170</td>
<td>15% of Ip and Irpr</td>
</tr>
<tr>
<td>4000</td>
<td>2.40 - 2.94</td>
<td>Not Applicable</td>
<td>2.0 - 10</td>
<td>Not Applicable</td>
<td>130 - 170</td>
<td>15% of Ip and Irpr</td>
</tr>
<tr>
<td>8000</td>
<td>4.80 - 5.86</td>
<td>Not Applicable</td>
<td>2.0 - 10</td>
<td>Not Applicable</td>
<td>130 - 170</td>
<td>15% of Ip and Irpr</td>
</tr>
</tbody>
</table>

* The 500 ohm load is used only during Equipment Qualification as specified in section 2.3.

2.5 Automated ESD Test Equipment Relay Verification:

If using automated ESD test equipment, the system diagnostics test shall be performed on all high voltage relays per the equipment manufacturer's instructions. This test normally measures continuity and will identify any open or shorted relays in the test equipment. Relay verification must be performed during initial equipment qualification and on a weekly basis. If the diagnostics test detects relays as failing, all sockets boards using those failed relays shall not be used until the failing relays have been replaced. The test equipment shall be repaired and requalified per section 2.3.
Figure 2: HBM Current Waveforms through a Shorting Wire
3. TEST PROCEDURE:

3.1 Sample Size:

Each sample group shall be composed of ten (10) components per stress voltage level (for a total sample size of 30 components as specified in Table 1 of AEC-Q101). Each sample group shall be stressed at one (1) stress voltage level, following the test flow diagram of Figure 4, using all pin and/or terminal combinations specified in section 3.2. Each stress voltage level requires a new sample group of ten (10) components.

3.2 Pin and/or Terminal Combinations:

Each pair of pins and/or terminals and all combinations of pin and/or terminal pairs for each component shall be subjected to test pulses at each stress voltage polarity following the ESD levels stated in Figure 4. Any pin and/or terminal not under test shall be in an electrically open (floating) state.

3.3 Test Temperature:

Each component shall be subjected to ESD pulses at room temperature.
3.4 Measurements:

Prior to ESD testing, complete parametric testing (initial electrical verification) shall be performed on all sample groups and all components in each sample group per applicable user device specification at room temperature followed by hot temperature, unless specified otherwise in the user device specification. A data log of each component shall be made listing all parameter measurements as defined in Table 2. The data log will be compared to the parameters measured during final electrical verification testing to determine the failure criteria of section 4.

3.5 Detailed Procedure:

The ESD testing procedure shall be per section 3.2, Figure 4, and as follows:

a. Follow the recommended test flow diagram of Figure 4.

b. Connect a selected PUT (see section 3.2) to terminal B.

c. Connect an individual component pin and/or terminal to terminal A. Leave all other component pins and/or terminals unconnected.

d. Apply one (1) positive pulse at the specified voltage to the PUT. Wait a minimum of 500 milliseconds before applying the next test pulse. The use of three (3) pulses at each stress voltage polarity is also acceptable, and may be required per user agreement.

e. Apply one (1) negative pulse at the specified voltage to the PUT. Wait a minimum of 500 milliseconds before applying the next test pulse. The use of three (3) pulses at each stress voltage polarity is also acceptable, and may be required per user agreement.

f. Disconnect the PUT from testing and connect the next individual component pin and/or terminal to terminal A. Leave all other component pins and/or terminals unconnected.

g. Repeat steps (d) through (f) until every pin and/or terminal not connected to terminal B is pulsed at the specified voltage (see section 3.2).

h. Repeat steps (b) through (g) until all pin and/or terminal combinations have been stressed.

i. Test the next component in the sample group and repeat steps (b) through (h) until all components in the sample group have been tested at the specified voltage level.

j. Submit the components for complete parametric testing (final electrical verification) per the user device specification at room temperature followed by hot temperature, unless specified otherwise in the user device specification, and determine whether the components meet the failure criteria requirements specified in section 4. It is permitted to perform the parametric testing (final electrical verification) per user device specification after all sample groups have been tested.

k. Using a new sample group, select the next stress voltage level as specified in Figure 4 and repeat steps (b) through (j)

l. Repeat steps (b) through (k) until failure occurs or the maximum withstanding voltage level has been reached.
4. **FAILURE CRITERIA:**

A component will be defined as a failure if, after exposure to ESD pulses, the component fails any of the following criteria:

1. The component exceeds the allowable shift values for the specific key parameters listed in Table 2. Other component parameters and allowable shift values may be specified in the user device specification. During initial parametric testing, a data log shall be made for each component listing the applicable parameter measurement values. This data log will be compared to the parameters measured during final parametric testing to determine the shift value. Components exceeding the allowable shift value will be defined as a failure.

2. The component no longer meets the user device specification requirements. Complete parametric testing (initial and final electrical verification) shall be performed per applicable user device specification at room temperature followed by hot temperature, unless specified otherwise in the user device specification.

### Table 2: Key Parameters and Allowable Shift Values

<table>
<thead>
<tr>
<th>Component Type</th>
<th>Parameters</th>
<th>Maximum Allowable Shift Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bipolar</td>
<td>ICES, ICBO, and IEBO</td>
<td>Ten times (10X) the initial measurement</td>
</tr>
<tr>
<td>FET</td>
<td>IDSS and IGSS</td>
<td>Ten times (10X) the initial measurement</td>
</tr>
<tr>
<td>IGBT</td>
<td>ICES and IGES</td>
<td>Ten times (10X) the initial measurement</td>
</tr>
<tr>
<td>Diode</td>
<td>IR</td>
<td>Ten times (10X) the initial measurement</td>
</tr>
</tbody>
</table>

5. **ACCEPTANCE CRITERIA:**

A component passes a voltage level if all components stressed at that voltage level and below pass. All the samples must meet the measurement requirements specified in section 3 and the failure criteria requirements specified in section 4. Using the classification levels specified in Table 3, classify the components according to the highest ESD voltage level survived during ESD testing. The ESD withstanding voltage shall be defined for each component by the supplier.
Table 3: Discrete Component HBM ESD Classification Levels

<table>
<thead>
<tr>
<th>Component Classification</th>
<th>Maximum Withstand Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>H0</td>
<td>≤ 250 V</td>
</tr>
<tr>
<td>H1A</td>
<td>&gt; 250 V to ≤ 500 V</td>
</tr>
<tr>
<td>H1B</td>
<td>&gt; 500 V to ≤ 1000 V</td>
</tr>
<tr>
<td>H1C</td>
<td>&gt; 1000 V to ≤ 2000 V</td>
</tr>
<tr>
<td>H2</td>
<td>&gt; 2000 V to ≤ 4000 V</td>
</tr>
<tr>
<td>H3A</td>
<td>&gt; 4000 V to ≤ 8000 V</td>
</tr>
<tr>
<td>H3B</td>
<td>&gt; 8000 V</td>
</tr>
</tbody>
</table>

![Discrete Component HBM ESD Test Flow Diagram](image)

Note 1: Classify the components according to the highest ESD voltage level survived during ESD testing.

Figure 4: Discrete Component HBM ESD Test Flow Diagram
Revision History

<table>
<thead>
<tr>
<th>Rev #</th>
<th>Date of change</th>
<th>Brief summary listing affected sections</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>July 18, 2005</td>
<td>Revised the following: Sections 1.2, 2.1, 3.1, 3.5 (d and e), and 5; Tables 1 and 3; Figure 1. Revision to section 3.5 (d and e) reflects a change from three (3) ESD pulses with a one (1) second minimum delay between consecutive ESD pulses at each stress polarity to one (1) ESD pulse with a 500 millisecond minimum delay between consecutive ESD pulses. This change is required to align with industry standards. The use of three (3) ESD pulses with a one (1) second minimum delay between consecutive ESD pulses is also acceptable, and may be required per user agreement. Revision to Table 1 reflects a ±10% tolerance applied to all Ips (Ipeak for short) parameter values.</td>
</tr>
</tbody>
</table>