AEC - Q100 - Rev-G May 14, 2007



# FAILURE MECHANISM BASED STRESS TEST QUALIFICATION FOR INTEGRATED CIRCUITS



## Automotive Electronics Council Component Technical Committee

**Component Technical Committee** 

# TABLE OF CONTENTS

## AEC-Q100 Failure Mechanism Based Stress Test Qualification for Integrated Circuits

- Appendix 1: Definition of a Qualification Family
- Appendix 2: Q100 Certification of Design, Construction and Qualification
- Appendix 3: Plastic Package Opening for Wire Bond Testing
- Appendix 4: Minimum Requirements for Qualification Plans and Results
- Appendix 5: Part Design Criteria to Determine Need for EMC Testing
- Appendix 6: Part Design Criteria to Determine Need for SER Testing

**DEVICES FOR 12V SYSTEMS** 

## Attachments

AEC-Q100-001:	WIRE BOND SHEAR TEST
AEC-Q100-002:	HUMAN BODY MODEL (HBM) ELECTROSTATIC DISCHARGE (ESD) TEST
AEC-Q100-003:	MACHINE MODEL (MM) ELECTROSTATIC DISCHARGE (ESD) TEST
AEC-Q100-004:	IC LATCH-UP TEST
AEC-Q100-005:	NONVOLATILE MEMORY WRITE/ERASE ENDURANCE, DATA RETENTION, AND OPERATIONAL LIFE TEST
AEC-Q100-006:	ELECTRO-THERMALLY INDUCED PARASITIC GATE LEAKAGE (GL) TEST
AEC-Q100-007:	FAULT SIMULATION AND TEST GRADING
AEC-Q100-008:	EARLY LIFE FAILURE RATE (ELFR)
AEC-Q100-009:	ELECTRICAL DISTRIBUTION ASSESSMENT
AEC-Q100-010:	SOLDER BALL SHEAR TEST
AEC-Q100-011:	CHARGED DEVICE MODEL (CDM) ELECTROSTATIC DISCHARGE (ESD) TEST
AEC-Q100-012:	SHORT CIRCUIT RELIABILITY CHARACTERIZATION OF SMART POWER

**Component Technical Committee** 

## Acknowledgment

Any document involving a complex technology brings together experience and skills from many sources. The Automotive Electronics <u>Council</u> would especially like to recognize the following significant contributors to the revision of this document:

## Sustaining Members:

Mark A. Kelly	Delphi Corporation
Jean Clarac	Siemens VDO
Brian Jendro	Siemens VDO
Hadi Mehrooz	Siemens VDO
Robert V. Knoell	Visteon Corporation

### Associate Members:

Tim Haifley **Daniel Vanderstraeten** Earl Fischer Mike Klucher Xin Miao Zhao John Timms Roy Ozark Nick Lycoudes Kenton Van Klompenberg Werner Kanert Elfriede Gever John Bertaux Gary Fisher Tom Lawler Sohail Malik Scott Daniels Tom Tobin Mike Buzinski Rob Horton Annette Nettles Masamichi Murase Zhongning Liang Mark Gabrielle Ken Berry Bruce Townsend Adam Fogle Brian Mielewski James Williams Diana Siddall Anca Voicu

## **Other Contributors:**

Lewis Venters	
Peter Kowalczyk	
Joe Wurts	
Don Pecko	

Altera **AMI** Semiconductor Autoliv Cirrus Logic **Cirrus Logic** Continental Automotive Systems **Continental Automotive Systems** Freescale Gentex Infineon Technologies Infineon Technologies International Rectifier Johnson Controls Lattice Semiconductor Lattice Semiconductor Maxim Maxim Microchip Microchip **NEC Electronics NEC Electronics NXP** Semiconductors **ON Semiconductor** Renesas Technology Spansion Spansion **STMicroelectronics Texas Instruments Texas Instruments** Xilinx

Cirrus Logic Delphi Corporation

Maxim Xilinx Guest Members: David Locker

Jeff Jarvis

AMRDEC AMRDEC

**Component Technical Committee** 

## NOTICE

AEC documents contain material that has been prepared, reviewed, and approved through the AEC Technical Committee.

AEC documents are designed to serve the automotive electronics industry through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than AEC members, whether the standard is to be used either domestically or internationally.

AEC documents are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action AEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the AEC documents. The information included in AEC documents represents a sound approach to product specification and application, principally from the automotive electronics system manufacturer viewpoint. No claims to be in Conformance with this document shall be made unless all requirements stated in the document are met.

Inquiries, comments, and suggestions relative to the content of this AEC document should be addressed to the AEC Technical Committee on the link http://www.aecouncil.com.

Published by the Automotive Electronics Council.

This document may be downloaded free of charge, however AEC retains the copyright on this material. By downloading this file, the individual agrees not to charge for or resell the resulting material.

Printed in the U.S.A. All rights reserved

Copyright C 2007 by Delphi, Siemens VDO, and Visteon Corporation. This document may be freely reprinted with this copyright notice. This document cannot be changed without approval <u>from</u> the AEC Component Technical Committee.

Component Technical Committee

# FAILURE MECHANISM BASED STRESS TEST QUALIFICATION FOR PACKAGED INTEGRATED CIRCUITS

# Text enhancements and differences made since the last revision of this document are shown as underlined areas. Several figures and tables have also been revised, but changes to these areas have not been underlined.

## 1. SCOPE

This document contains a set of <u>failure mechanism based</u> stress tests and defines the minimum stress test driven qualification requirements and references test conditions for qualification of integrated circuits (ICs). <u>These tests are capable of stimulating and precipitating semiconductor device and package failures</u>. The objective is to precipitate failures in an accelerated manner compared to use conditions. This set of tests should not be used indiscriminately. Each qualification project should be examined for:

- <u>a.</u> <u>Any potential new and unique failure mechanisms.</u>
- b. Any situation where these tests/conditions may induce failures that would not be seen in the application.
- c. Any extreme use condition and/or application that could adversely reduce the acceleration.

Use of this document does not relieve the IC supplier of their responsibility to meet their own company's internal qualification program. In this document, "user" is defined as all customers using a device qualified per this specification. The user is responsible to confirm and validate all qualification data that substantiates conformance to this document. Supplier usage of the device temperature grades as stated in this specification in their part information is strongly encouraged.

## 1.1 Purpose

The purpose of this specification is to determine that a device is capable of passing the specified stress tests and thus can be expected to give a certain level of quality/reliability in the application.

### 1.2 Reference Documents

Current revision of the referenced documents will be in effect at the date of agreement to the qualification plan. Subsequent qualification plans will automatically use updated revisions of these referenced documents.

### 1.2.1 Automotive

AEC-Q001 Guidelines for Part Average Testing AEC-Q002 Guidelines for Statistical Yield Analysis AEC-Q003 Guidelines for Characterizing the Electrical Performance <u>AEC-Q004 Zero Defects Guideline (DRAFT)</u> SAE J1752/3 Integrated Circuits Radiated Emissions Measurement Procedure

### 1.2.2 Military

MIL-STD-883 Test Methods and Procedures for Microelectronics

**Component Technical Committee** 

## 1.2.3 Industrial

JEDEC JESD-22 Reliability Test Methods for Packaged Devices EIA/JESD78 IC Latch-Up Test UL-STD-94 Tests for Flammability of Plastic materials for parts in Devices and Appliances <u>IPC/JEDEC</u> J-STD-020 Moisture/Reflow Sensitivity Classification for Plastic Integrated Circuit Surface Mount Devices JESD89 Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray-Induced Soft <u>Errors in Semiconductor Devices</u>

JESD89-1 System Soft Error Rate (SSER) Test Method

JESD89-2 Test Method For Alpha Source Accelerated Soft Error Rate

JESD89-3 Test Method for Beam Accelerated Soft Error Rate

### 1.3 Definitions

## 1.3.1 AEC Q100 Qualification

Successful completion and documentation of the test results from requirements outlined in this document allows the supplier to claim that the part is "AEC Q100 qualified". The supplier, in agreement with the user, can perform qualification at sample sizes and conditions less stringent than what this document requires. However, that part cannot be considered "AEC Q100 qualified" until such time that the unfulfilled requirements can be completed.

### <u>1.3.2</u> Approval for Use in an Application

"Approval" is defined as user approval for use of a part in their application. The user's method of approval is beyond the scope of this document.

### 1.3.3 Definition of Part Operating Temperature Grade

The part operating temperature grades are defined below:

- Grade 0: -40°C to +150°C ambient operating temperature range
- Grade 1: -40°C to +125°C ambient operating temperature range
- Grade 2: -40°C to +105°C ambient operating temperature range
- Grade 3: -40°C to +85°C ambient operating temperature range
- Grade 4: 0°C to +70°C ambient operating temperature range

### 2. GENERAL REQUIREMENTS

#### 2.1 Objective

The objective of this specification is to establish a standard that defines operating temperature grades for integrated circuits based on a minimum set of qualification requirements.

**Component Technical Committee** 

## 2.1.1 Zero Defects

Qualification and some other aspects of this document are a subset of, and contribute to, the achievement of the goal of Zero Defects. Elements needed to implement a zero defects program can be found in AEC-Q004 Zero Defects Guideline.

## 2.2 Precedence of Requirements

In the event of conflict in the requirements of this standard and those of any other documents, the following order of precedence applies:

- a. The purchase order
- b. The individual device specification
- c. This document
- d. The reference documents in section 1.2 of this document
- e. The supplier's data sheet

For the device to be considered a qualified part per this specification, the purchase order and/or the individual device specification cannot waive or detract from the requirements of this document.

#### 2.3 Use of Generic Data to Satisfy Qualification and Requalification Requirements

#### 2.3.1 Definition of Generic Data

The use of generic data to simplify the qualification process is strongly encouraged. Generic data can be submitted to the user as soon as it becomes available to determine the need for any additional testing. To be considered, the generic data must be based on a matrix of specific requirements associated with each characteristic of the device and manufacturing process as shown in Table 3 and Appendix 1. If the generic data contains any failures, the data is not usable as generic data unless the supplier has documented and implemented corrective action or containment for the failure condition that is acceptable to the user.

Appendix 1 defines the criteria by which components are grouped into a qualification family for the purpose of considering the data from all family members to be equal and generically acceptable for the qualification of the device in question. For each stress test, two or more qualification families can be combined if the reasoning is technically sound (i.e., supported by data).

**Component Technical Committee** 

Part Information	Lot Requirements for Qualification
New device, no applicable generic data.	Lot and sample size requirements per Table 2.
A part in a family is qualified. The part to be qualified is less complex and meets the Family Qualification Definition per Appendix 1.	Only device specific tests as defined in section 4.2 are required. Lot and sample size requirements per Table 2 for the required tests.
A new part that has some applicable generic data.	Review Appendix 4 to determine required tests from Table 2. Lot and sample sizes per Table 2 for the required tests.
Part process change.	Review Table 3 to determine which tests from Table 2 are required. Lot and sample sizes per Table 2 for the required tests.
Part was environmentally tested to all the test extremes, but was electrically end-point tested at a temperature less than the Grade required.	The electrical end-point testing on at least 1 lot (that completed qualification testing) must meet or exceed the temperature extremes for the device Grade required. Sample sizes shall be per Table 2.
Qualification/Requalification involving multiple sites.	Refer to Appendix 1, section 3.
Qualification/Requalification involving multiple families.	Refer to Appendix 1, section 3.

## Table 1: Part Qualification/Requalification Lot Requirements

With proper attention to these qualification family guidelines, information applicable to other devices in the family can be accumulated. This information can be used to demonstrate generic reliability of a device family and minimize the need for device-specific qualification test programs. This can be achieved through qualification and monitoring of the most complex (e.g., more memory, A/D, larger die size) device in the qualification family and applying this data to less complex devices that subsequently join this family. Sources of generic data should come from supplier-certified test labs, and can include internal supplier's qualifications, cell structure/standard circuit characterization and testing, user-specific qualifications, and supplier's in-process monitors. The generic data to be submitted must meet or exceed the test conditions specified in Table 2. End-point test temperatures must address the worst case temperature extremes for the device operating temperature grade being qualified on at least one lot of data. Failure to do so will result in the supplier testing 1 lot or, if there is no applicable or acceptable existing generic data, 3 lots for the stress test(s) in question on the device to be qualified. The user(s) will be the final authority on the acceptance of generic data in lieu of test data.

Table 3 defines a set of qualification tests that must be considered for any changes proposed for the component. The Table 3 matrix is the same for both new processes and requalification associated with a process change. This table is a superset of tests that the supplier and user should use as a baseline for discussion of tests that are required for the qualification in question. It is the supplier's responsibility to present rationale for why any of the recommended tests need not be performed.

**Component Technical Committee** 

## 2.3.3 Time Limit for Acceptance of Generic Data

There are no time limits for the acceptability of generic data as long as all reliability data taken since the initial qualification is submitted to the user for evaluation. This data must come from the specific part or a part in the same qualification family, as defined in Appendix 1. This data includes any customer specific data (if customer is non-AEC, withhold customer name), process change qualification, and periodic reliability monitor data (see Figure 1).



changes will not be acceptable for use as generic data.

## Figure 1: Generic Data Time Line

### 2.4 Test Samples

## 2.4.1 Lot Requirements

Test samples shall consist of a representative device from the qualification family. Where multiple lot testing is required due to a lack of generic data, test samples as indicated in Table 2 must be composed of approximately equal numbers from non-consecutive wafer lots, assembled in non-consecutive molding lots. That is, they must be separated in the fab or assembly process line by at least one non-qualification lot.

### 2.4.2 Production Requirements

All qualification devices shall be produced on tooling and processes at the manufacturing site that will be used to support part deliveries at production volumes. Other electrical test sites may be used for electrical measurements after their electrical quality is validated.

**Component Technical Committee** 

## 2.4.3 Reusability of Test Samples

Devices that have been used for nondestructive qualification tests may be used to populate other qualification tests. Devices that have been used for destructive qualification tests may not be used any further except for engineering analysis.

## 2.4.4 Sample Size Requirements

Sample sizes used for qualification testing and/or generic data submission must be consistent with the specified minimum sample sizes and acceptance criteria in <u>Table 2</u>.

If the supplier elects to use generic data for qualification, the specific test conditions and results must be recorded and available to the user (preferably in the format shown in Appendix 4). Existing applicable generic data should first be used to satisfy these requirements and those of section 2.3 for each test requirement in Table 2. Device specific qualification testing should be performed if the generic data does not satisfy these requirements.

## 2.4.5 **Pre- and Post-stress Test Requirements**

End-point test temperatures (room, hot and/or cold) are specified in the "Additional Requirements" column of Table 2 for each test. The specific value of temperature must address the worst case operating temperature grade extremes on at least one lot of data (generic or device specific) submitted per test. For example, if a supplier designs a device intended solely for use in an operating temperature Grade 3 environment (e.g., -40°C to +85°C), the end-point test temperature extremes need only address those application limits. Qualification to applications in higher operating temperature grade environments (e.g., -40°C to +125°C for Grade 1) will require testing of at least one lot using these additional end-point test temperature extremes.

## 2.5 Definition of Test Failure After Stressing

Test failures are defined as those devices not meeting the individual device specification, criteria specific to the test, or the supplier's data sheet, in the order of significance as defined in section 2.2. Any device that shows external physical damage attributable to the environmental test is also considered a failed device. If the cause of failure is agreed (by the manufacturer and the user) to be due to mishandling. <u>ESD</u>, or some other cause unrelated to the test conditions, the failure shall be discounted, but reported as part of the data submission.

## 3. QUALIFICATION AND REQUALIFICATION

## 3.1 Qualification of a New Device

The stress test requirement flow for qualification of a new device is shown in Figure 2 with the corresponding test conditions defined in Table 2. For each qualification, the supplier must have data available for all of these tests, whether it is stress test results on the device to be qualified or acceptable generic data. A review shall also be made of other devices in the same generic family to ensure that there are no common failure mechanisms in that family. Justification for the use of generic data, whenever it is used, must be demonstrated by the supplier and approved by the user.

For each device qualification, the supplier must have available the following:

- Certificate of Design, Construction and Qualification (see Appendix 2)
- Stress Test Qualification data (see Table 2 & Appendix 4)
- Data indicating the level of fault grading of the software used for qualification (when applicable to the device type) per Q100-007 that will be made available to the customer upon request

**Component Technical Committee** 

### 3.1.1 Qualification of a New Device Manufactured in a Currently Qualified Family

If justified by the supplier and agreed to by the user, new or redesigned products (die revisions) manufactured in a currently qualified family may be qualified using one (1) wafer/assembly lot.

### 3.2 Requalification of a Changed Device

Requalification of a device is required when the supplier makes a change to the product and/or process that impacts (or could potentially impact) the form, fit, function, quality and/or reliability of the device (see Table 3 for guidelines).

### 3.2.1 Process Change Notification

The supplier will meet the user requirements for product/process changes.

### 3.2.2 Changes Requiring Requalification

As a minimum, any change to the product, as defined in Appendix 1, requires performing the applicable tests listed in Table 2, using Table 3 to determine the requalification test plan. Table 3 should be used as a guide for determining which tests are applicable to the qualification of a particular part change or whether equivalent generic data can be submitted for that test(s).

### 3.2.3 Criteria for Passing Requalification

All requalification failures shall be analyzed for root cause, <u>with</u> corrective and preventive actions established as required. The device <u>and/or</u> qualification family may be granted "qualification status" if, as a minimum, proper containment is demonstrated and approved by the user<u>, until</u> corrective and preventative actions are in place.

#### 3.2.4 User Approval

A change may not affect a device's operating temperature grade, but may affect its performance in an application. Individual user authorization of a process change will be required for that user's particular application(s), and this method of authorization is outside the scope of this document.

### 4. QUALIFICATION TESTS

#### 4.1 General Tests

Test flows are shown in Figure 2 and test details are given in Table 2. Not all tests apply to all devices. For example, certain tests apply only to ceramic packaged devices, others apply only to devices with NVM, and so on. The applicable tests for the particular device type are indicated in the "Note" column of Table 2. The "Additional Requirements" column of Table 2 also serves to highlight test requirements that supersede those described in the referenced test method. Any unique qualification tests or conditions requested by the user and not specified in this document shall be negotiated between the supplier and user requesting the test.

**Component Technical Committee** 

## 4.2 Device Specific Tests

The following tests must be performed on the specific device to be qualified for all hermetic and plastic packaged devices. Generic data is not allowed for these tests. Device specific data, if it already exists, is acceptable.

- 1. Electrostatic Discharge (ESD) <u>All product</u>.
- 2. Latch-up (LU) All product.
- 3. Electrical Distribution The supplier must demonstrate, over the operating temperature grade, voltage, and frequency ranges, that the device is capable of meeting the parametric limits of the device specification. This data must be taken from at least three lots, or one matrixed (or skewed) process lot, and must represent enough samples to be statistically valid, see Q100-009. It is strongly recommended that the final test limits be established using AEC-Q001 Guidelines For Part Average Testing.
- 4. Other Tests A user may require other tests in lieu of generic data based on his experience with a particular supplier.

## 4.3 Wearout Reliability Tests

Testing for the failure mechanisms listed below must be available to the user whenever a new technology or material relevant to the appropriate wearout failure mechanism is to be qualified. The data, test method, calculations, and internal criteria need not be demonstrated or performed on the qualification of every new device, but should be available to the user upon request.

- Electromigration
- Time-Dependent Dielectric Breakdown (or Gate Oxide Integrity Test) for all MOS technologies
- Hot Carrier Injection for all MOS technologies below 1 micron
- Negative Bias Temperature Instability
- Stress Migration

AEC - Q100 - REV-G May 14, 2007

## **Automotive Electronics Council**

**Component Technical Committee** 



Figure 2: Qualification Test Flow

# 

	STG *	ROUP A NOTES	- ACCELE SAMPLE SIZE / LOT	ERATED NUMBER OF LOTS	ENVIRON ACCEPT CRITERIA	MENT ST TEST METHOD	RESS TESTS ADDITIONAL REQUIREMENTS Performed on surface mount devices only. PC performed before THB/HAST, AC/UHST, TC, and PTC stresses. It is recommended that J-STD-020
		ທ່ອ ອິສິ ວິ	17	က၊	0 Fails	JEDEC J-STD-020 JESD22- A113	be performed to determine what preconditioning level to perform in the actual PC stress per JA113. The minimum acceptable level for qualification is level 3 per JA113. <u>Where applicable</u> . <u>preconditioning level and Peak Reflow</u> <u>Temperature must be reported when</u> <u>preconditioning and/or MSL is performed.</u> Delamination from the die surface in JA113/J-STD- 020 is acceptable if the device passes the subsequent Qualification tests. Any replacement of devices must be reported. <b>TEST before and</b> <b>after PC at room temperature.</b>
۳ ۵	ш.	, G D	17	က၊	0 Fails	JEDEC JESD22- A101 or A110	For surface mount devices, PC before THB (85°C/85%RH for 1000 hours) or HAST (130°C/85%RH for 900 hours) or 110°C/85%RH for 264 hours). TEST before and after THB or HAST at room and hot temperature.
ي ۲	<u>۵</u>	G D C	77	က၊	0 Fails	JEDEC JESD22- A102, <u>A101</u>	For surface mount devices, PC before AC (121°C/15psig <u>for</u> 96 hours) or unbiased HAST (130°C/85%RH <u>for</u> 96 hours <u>, or 110°C/85%RH for</u> <u>264 hours</u> ). <u>For packages sensitive to high</u> <u>temperatures and pressure (e.g., BGA), PC</u> <u>followed by TH (85°C/85%RH) for 1000 hours may</u> <u>be substituted</u> . <b>TEST before and after AC or</b> <b>UHST at room temperature</b> .

## Table 2: Qualification Test Methods

## AEC - Q100 - REV-G May 14, 2007

# Automotive Electronics Council \_\_\_\_\_

TES	ST GRO		- ACC	ELERATEI	D ENVIRO	NMENT S	TRESS TE	ESTS (CONTINUED)
STRESS	ABV	#	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS
Temperature Cycling	2	A4	ຕັບ ດີ ມີ	22	က၊	0 Fails	JEDEC JESD22- A104 and Appendix 3	PC before TC for surface mount devices. <b>Grade 0:</b> -65°C to +175°C for 500 cycles, -50°C to +150°C for 2000 cycles, or -50°C to +150°C for 2000 cycles, or -50°C to 50°C to +150°C for 1000 cycles or- 50°C to +150°C for 1000 cycles or- 50°C to +155°C for 1000 cycles or- 50°C to +125°C for 1000 cycles or- 50°C to +125°C for 1000 cycles or- 50°C to +105°C for 1000 cycles. <b>Grade 3:</b> -50°C to +125°C for 500 cycles or- 50°C to +105°C for 1000 cycles. <b>Grade 4:</b> -10°C to +105°C for 500 cycles or- 10°C to +90°C for 1000 cycles. <b>TEST before and after TC at hot temperature.</b> After completion of TC, decap five devices from one lot and perform WBP (test #C2) on corner bonds (2 bonds per corner) and one mid-bond per side <i>on each device</i> . Preferred decap procedure to minimize damage and chance of false data is shown in Appendix 3.
Power Temperature Cycle	PTC	A5	н С В В	45	~	0 FAILS	<u>JEDEC</u> <u>JESD22-</u> A105	PC 22pcs before PTC for surface mount devices. Test required only on devices with maximum rated power = 1 watt or $\Delta T_{\rm J}$ = 40°C or devices designed to drive inductive loads. <b>Grade 0:</b> $T_{\rm a}$ of -40°C to +150°C for 1000 cycles. <b>Grade 1:</b> $T_{\rm a}$ of -40°C to +125°C for 1000 cycles. <b>Grades 2 to 4:</b> $T_{\rm a}$ -40°C to +105°C for 1000 cycles. <b>Grades 2 to 4:</b> $T_{\rm a}$ -40°C to +105°C for 1000 cycles. <b>Thermal shut-down shall not occur during this test.</b> <b>TEST before and after PTC at room and hot temperature.</b>
High Temperature Storage Life	НТЗЦ	A6	Н С Ю Я К С	45	~	0 FAILS	<u>JEDEC</u> <u>JESD22-</u> A103	Plastic Packaged Parts Grade 0: +175°C for 1000 hours or +150°C for 2000 hours. Grade 1: +150°C for 1000 hours or +175°C for 500 hours. Grades 2 to 4: +125°C for 1000 hours or +150°C for 500 hours. Ceramic Packaged Parts +250°C for 10 hours or +200°C for 72 hours. TEST before and after HTSL at room and hot temperature. * NOTE: Data from Test B3 (EDR) can be substituted for Test A6 (HTSL) if package and grade level requirements are met.

F	EST GR	OUP B -	ACCELER		ETIME SIN		TESTS
ABV # NOTES	NOTES		SIZE / LOT	NUMIBER OF LOTS	CRITERIA	METHOD	ADDITIONAL REQUIREMENTS
HTOL B1 D, G, F, B, G, K, B,	ມີ ⊻ ປີ ບົ ມີ ບົ			က၊	0 FAILS	JEDEC JESD22- A108	For devices containing NVM, endurance preconditioning must be performed before HTOL per Q100-005. Grade 0: $+175^{\circ}$ C T <sub>a</sub> for 408 hours or $+150^{\circ}$ C T <sub>a</sub> for 1000 hours. Grade 1: $+150^{\circ}$ C T <sub>a</sub> for 408 hours or $+125^{\circ}$ C T <sub>a</sub> for 1000 hours. Grade 2: $+125^{\circ}$ C T <sub>a</sub> for 408 hours or $+105^{\circ}$ C T <sub>a</sub> for 1000 hours. Grade 2: $+105^{\circ}$ C T <sub>a</sub> for 408 hours or $+85^{\circ}$ C T <sub>a</sub> for 1000 hours. Grade 3: $+105^{\circ}$ C T <sub>a</sub> for 408 hours or $+85^{\circ}$ C T <sub>a</sub> for 1000 hours. (Frade 4: $+90^{\circ}$ C T <sub>a</sub> for 408 hours or $+70^{\circ}$ C T <sub>a</sub> for 1000 hours. V <sub><math>\alpha</math></sub> (max) at which dc and ac parametrics are guaranteed. Thermal shut-down shall not occur during this test. TEST before and after HTOL at room, hot, and cold temperature.
ELFR B2 H, P, B, N, G	H, P, B, N, G		800	ю	0 FAILS	AEC Q100- 008	Devices that pass this stress can be used to populate other stress tests. Generic data is applicable. <b>TEST before and after</b> <b>ELFR at room and hot temperature.</b>
EDR B3 H, P, B, D, G, K	Н, Р, В, D, G, <u>К</u>		11	ო	0 FAILS	AEC Q100- 005	TEST before and after EDR at room and hot temperature.

# 

	TE	ST G	ROUP C	: – PACKA	GE ASSEI	<b>ИВLY INTE</b>	EGRITY TE	STS
STRESS	ABV	#	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS
Wire Bond Shear	WBS	C1	H, P, D, G			С <sub>РК</sub> >1.33 Р <sub>РК</sub> >1.67	AEC Q100-001	At appropriate time interval for each bonder to be used.
Wire Bond Pull	WBP	C2	н, Р С С	30 bonds from of 5 de	a minimum vices	C <sub>PK</sub> >1.33 P <sub>Pk</sub> >1.67 or 0 Fails after TC (test #A4)	MIL-STD883 Method 2011	Condition C or D. <u>For Au wire diameter</u> <u>≥1mil, minimum pull strength after TC = 3</u> grams. <u>For Au wire diameter &lt;1mil, refer</u> <u>to Figure 2011-1 in MIL-STD-883 Method</u> <u>2011 as a guideline for minimum pull</u> <u>strength. For Au wire diameter &lt;1mil, wire</u> <u>bond pull shall be performed with the hook</u> <u>over the ball bond and not at mid-wire</u> .
Solderability	SD	C3	H, P, D, G	15	-	>95% lead coverage	JEDEC JESD22- B102	If burn-in screening is normally performed on the device before shipment, samples for SD must first undergo burn-in. Perform 8 hour steam aging prior to testing (1 hour for Au-plated leads).
Physical Dimensions	Dd	C4	H, P, B, D, G	10	З	С <sub>РК</sub> >1.33 Р <sub>РК</sub> >1.67	JEDEC JESD22- B100 and B108	See applicable JEDEC standard outline and individual device spec for significant dimensions and tolerances.
Solder Ball Shear	SBS	C5	В	5 balls from a min. of 10 devices	3	С <sub>РК</sub> >1.33 Р <sub>РК</sub> >1.67	AEC Q100-010	PC thermally (two 220°C reflow cycles) before integrity (mechanical) testing.
Lead Integrity		C6	H, P, D, G	10 leads from each of 5 parts	٢	No lead breakage or cracks	JEDEC JESD22- B105	Not required for surface mount devices. Only required for through-hole devices.
	Т	EST (	GROUP	D – DIE FA	BRICATIO	ON RELIAE	зігітү тез	TS
STRESS	ABV	#	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS
Electromigration	EM	D1	-	1	I	I	I	The data, test method, calculations and internal criteria should be available to the user upon request for new technologies.
Time Dependent Dielectric Breakdown	TDDB	D2	1	1	I	ł	I	The data, test method, calculations and internal criteria should be available to the user upon request for new technologies.

LE	ST GR(	OUP	D – DIE	FABRICA'	TION REI	-IABILITY 1	ESTS (COI	VTINUED)
STRESS	ABV	#	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS
Hot Carrier Injection	нсі	D3	I		1	I	ł	The data, test method, calculations and internal criteria should be available to the user upon request for new technologies.
<u>Negative Bias</u> <u>Temperature</u> Instability	NBTI	<u>D4</u>	11	1	11		11	The data, test method, calculations and internal criteria should be available to the user upon request for new technologies.
Stress Migration	WS	<u>D5</u>	11	11	11		11	The data, test method, calculations and internal criteria should be available to the user upon request for new technologies.
		EST	GROUI	P E – ELEO	CTRICAL	VERIFICAT	ION TESTS	
STRESS	ABV	#	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS
Pre- and Post-Stress Function/Parameter	TEST	E1	H, P, B, Z, G	AII	All	0 Fails	Test program to supplier data sheet or user specification	Test is performed as specified in the applicable stress reference and the additional requirements in Table 2 and illustrated in Figure 2. Test software used shall meet the requirements of Q100-007. All electrical testing before and after the qualification stresses are performed to the limits of the individual device specification in temperature and limit value.
Electrostatic Discharge Human Body Model / Machine Model	HBM / MM	E2	H, P, B,	See Test Method	-	0 Fails 2KV HBM (H2 or better) 200V MM (M3 or better)	AEC Q100-002 Q100-003	<b>TEST before and after ESD at room</b> <b>and hot temperature</b> . At least one of these models must be performed. Device shall be classified according to the maximum withstand voltage level. Device levels <2000V HBM and/or <200V MM require specific user approval.
Electrostatic Discharge Charged Device Model	CDM	E3	H, P, B, D	See Test Method	-	0 Fails 750V corner pins, 500V all other pins (C3B or better)	AEC Q100-011	<b>TEST before and after ESD at room</b> <b>and hot temperature</b> . Device shall be classified according to the maximum withstand voltage level. Device levels <750V corner pins and/or <500V all other pins CDM require specific user approval.

Table 2: Qualification Test Methods (continued)

# Automotive Electronics Council — Component Technical Committee

F	EST G	ROUP	E – EL	ECTRICAL	- VERIFIC	ATION TES	STS (CONT	INUED)
STRESS	ABV	#	NOTES	SIZE / LOT SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS
Latch-Up	ΓΩ	E4	H, P, B, D	9	-	0 Fails	AEC Q100-004	See attached procedure for details on how to perform the test. <b>TEST before</b> and after LU at room and hot temperature.
Electrical Distributions	ED	E5	H, P, B, D	30	б	<u>See AEC</u> Q100-009	AEC Q100-009	Supplier and user to mutually agree upon electrical parameters to be measured <u>and accept criteria</u> . <b>TEST at</b> <b>room, hot, and cold temperature.</b>
Fault Grading	FG	E6	I		1	See Section 4 of AEC Q100-007	AEC Q100-007	For production testing, see section 4 of Q100-007 for test requirements.
Characterization	CHAR	E7	ł			1	AEC Q003	To be performed on new technologies and part families.
Electrothermally- Induced Gate Leakage	GL	E8	D, P, B, S	9	L	0 Fails	AEC Q100-006	For information only. TEST before and after GL at room temperature within 96 hours of GL stress completion.
Electromagnetic Compatibility	EMC	E9	1	F	-		SAE J1752/3 - Radiated Emissions	See Appendix 5 for guidelines on determining the applicability of this test to the device to be qualified. This test and its accept criteria is performed per agreement between user and supplier on a case-by-case basis.
<u>Short Circuit</u> Characterization	<u>sc</u>	<u>E10</u>	<u>ם פ</u>	<u>10</u>	က၊	<u>O Fails</u>	<u>AEC</u> Q100-012	Applicable to all smart power devices. This test and statistical evaluation (see section 4 of Q100-012) shall be performed per agreement between user and supplier on a case-by- case basis.
Soft Error Rate	SER	<u>E11</u>	ପ୍ର ଜୁରା ମ	က၊		11	JEDEC Un- JESD89-1 JESD89-1 JESD89-2 & JESD89-3	Applicable to devices with memory sizes <sup>3</sup> 1Mbit SRAM or DRAM based cells. Either test option (un-accelerated or accelerated) can be performed, in accordance to the referenced specifications. This test and its accept criteria is performed per agreement between user and supplier on a case-by- case basis. Final test report shall include detailed test facility location and altitude data.

## AEC - Q100 - REV-G May 14, 2007

# 

		Т	EST GR	OUP F - D	EFECT S	CREENING	TESTS	
STRESS	ABV	#	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS
Process Average Testing	РАТ	F1					AEC Q001	It is highly desirable that the supplier
Statistical Bin/Yield Analysis	SBA	F2					AEC Q002	aupt these tests in their standard manufacturing operation.
	F	EST	GROUP	G – CAVII	<b>LY PACK</b>		SRITY TEST	S
STRESS	ABV	#	NOTES	SIZE / LOT SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS
Mechanical Shock	SM	G1	H, D, G	39	ю	0 Fails	JEDEC JESD22- B104	Y1 plane only, 5 pulses, 0.5 msec duration, 1500 g peak acceleration. <b>TEST before and after at room</b> temperature.
Variable Frequency Vibration	VFV	G2	H, D, G	6£	£	0 Fails	JEDEC JESD22- B103	20 Hz to 2 KHz to 20 Hz (logarithmic variation) in >4 minutes, 4X in each orientation, 50 g peak acceleration. <b>TEST before and after at room temperature.</b>
Constant Acceleration	СА	G3	H, D, G	39	3	0 Fails	MIL-STD-883 Method 2001	Y1 plane only, 30 K g-force for <40 pin packages, 20 K g-force for 40 pins and greater. <b>TEST before and after at</b> <b>room temperature.</b>
Gross/Fine Leak	GFL	G4	H, D, G	39	3	0 Fails	MIL-STD-883 Method 1014	Any single-specified fine test followed by any single-specified gross test. For ceramic packaged cavity devices only.
Package Drop	DROP	G5	Н, D, G	5	-	0 Fails	ł	Drop part on each of 6 axes once from a height of 1.2m onto a concrete surface. This test is for MEMS cavity devices only. <b>TEST before and after DROP at room temperature.</b>
Lid Torque	ГТ	G6	H, D, G	5	-	0 Fails	MIL-STD-883 Method 2024	For ceramic packaged cavity devices only.
Die Shear	SQ	G7	H, D, G	5	-	0 Fails	MIL-STD-883 Method 2019	To be performed before cap/seal for all cavity devices.
Internal Water Vapor	IWV	G8	H, D, G	3	-	0 Fails	MIL-STD-883 Method 1018	For ceramic packaged cavity devices only.

Table 2: Qualification Test Methods (continued)

**Component Technical Committee** 

## Legend for Table 2

- Notes: **H** Required for hermetic packaged devices only.
  - P Required for plastic packaged devices only.
  - **B** Required Solder Ball Surface Mount Packaged (BGA) devices only.
  - **N** Nondestructive test, devices can be used to populate other tests or they can be used for production.
  - **D** Destructive test, devices are not to be reused for qualification or production.
  - **S** Required for surface mount plastic packaged devices only.
  - **G** Generic data allowed. See section 2.3, Table 1, and Appendix 1.
  - K Use method AEC-Q100-005 for preconditioning <u>a</u> stand-alone <u>Non-Volatile</u> Memory integrated circuit or an integrated circuit with <u>a Non-Volatile</u> Memory module.
  - # Reference Number for the particular test.
  - \* All electrical testing before and after the qualification stresses are performed to the limits of the individual device specification in temperature and limit value.

**Component Technical Committee** 

## Table 3: Process Change Qualification Guidelines for the Selection of Tests

- A2 Temperature Humidity Bias or HAST
- A3 Autoclave or Unbiased HAST
- A4 Temperature Cycling
- A5 Power Temperature Cycling
- A6 High Temperature Storage Life
- B1 High Temperature Operating Life
- B2 Early Life Failure Rate
- B3 NVM Endurance, Data Retention
- C1 Wire Bond Shear
- C2 Wire Bond Pull
- C3 Solderability

- C4 Physical Dimensions Solder Ball Shear C5
- Lead Integrity C6
- D1 Electromigration
- D2 Time Dependent Dielectric Breakdown
- D3 Hot Carrier Injection
- Negative Bias Temperature Instability D4
- Stress Migration D5
- Human Body / Machine Model ESD E2
- Charged Device Model ESD E3
- E4 Latch-up

- E5 **Electrical Distribution** Characterization
- E7 E8 Gate Leakage
- E9 **Electromagnetic Compatibility** E10 Short Circuit Characterization
- E11 Soft Error Rate G1-4 Mechanical Series
- Package Drop G5
- Lid Torque G6
- G7 Die Shear
- G8 Internal Water Vapor

Note: A letter or "•" indicates that performance of that stress test should be considered for the appropriate process change

Table 2 Test #	A2	A3	A4	A5	A6	B1	B2	B3	ບັ	ß	ប៊	C4	C5	с6 С6	5	D2	D3	<u>D</u> 4	D5	E2	E3	E4	E5	E7	E8	E9	E10	E11	G1- G4-	G5	G6	G7	G8
Test Abbreviation	THB	AC	TC	PTC	HTSL	HTOL	ELFR	EDR	WBS	WBP	SD	PD	SBS		EM	TDDB	нсі	NBTI	SM	HBM / MM	CDM	LU	ED	CHAR	ВL	EMC	sc	SER	MECH	DROP	ГТ	DS	IWV
DESIGN																																	
Active Element Design		•	•	М		•	•	DJ							D	D	D	D	D	•	•	•	•	•	S	•	•	•		F			
Circuit Rerouting			А	М																•	٠	٠	٠	٠	S	٠	٠						
Wafer Dimension / Thickness			Е	М		٠	•		Е	Е								٠		Е	Е	Е	٠										
WAFER FAB																																	
Lithography	•		•	Μ		•	G		•	•								٠					•										
Die Shrink	•	•		Μ		٠	•	DJ							•	٠	٠	٠	٠	•	•	٠	٠	٠	S	•	٠	٠					
Diffusion/Doping				Μ		٠	G											٠		•	٠	•	٠	٠	S								
Polysilicon			•	М		٠		DJ										٠		•	•	٠	٠	٠	S								
Metallization / Vias / Contacts	•	•	٠	М		٠			٠	٠					٠				•				٠	٠	S		٠						
Passivation / Oxide / Interlevel Dielectric	к	к	•	М		•	GN	DJ	к	•						•	•	•	•	•	•	•	•	•	PS								
Backside Operation			•	М		•														Μ	Μ	•		•					Н			Н	
FAB Site Transfer	•	•	•	М		•	•	J	•	•					•	•	•	•	•	•	•	•	•		S				Н			Н	
ASSEMBLY																																	
Die Overcoat / Underfill	•	•	•	М	•	٠																			S			٠					Н
Leadframe Plating	•	•	•	М	•					С	•			•																		Н	
Bump Material / Metal System	•	•	•	М	•	•						•	•															•					
Leadframe Material		•	٠	М	٠					٠	٠	٠		٠													٠		Н			Н	
Leadframe Dimension		•	٠	М							٠	٠		٠													٠		Н				
Wire Bonding		•	٠	Q	•				•	٠													М				٠		Н				
Die Scribe/Separate	•	•	٠	М																													
Die Preparation / Clean	•	٠		М		٠			•	٠																						Н	
Package Marking											В																						
Die Attach	•	•	٠	М		٠																	٠				٠		Н			Н	Н
Molding Compound	•	٠	٠	М	•	٠	•				٠	٠		•											S			٠					
Molding Process	•	•	•	Μ	•	•					•	•		•											S								
Hermetic Sealing		Н	Н		Н							Н		Н															Н		Н		Н
New Package	•	٠	٠	М	•	٠	•		•	٠	٠	٠	Т	•						•	٠		٠		S		٠		Н			Н	Н
Substrate / Interposer	•	•	•	М	•	٠			•	•			Т												S				Н			Н	Н
Assembly Site Transfer	•	•	•	М		٠	•		•	•	•	٠	Т	•									•		S				Н			Н	Н
A Only B For s C If bo	v for sym ond t	peri bol o le	iphe rewo adfii	eral r ork, nger	outii new	ng cur	e tim	e, te	mp	C F J	G C H H I E	Dnly Ierm PR	fron netic OM	n no c onl or E	on-10 y <sup>2</sup> PR		bur	ned	-in p	oarts	3	N P Q	Pa Pa Wi	issiv issiv ire d	atior atior iame	n an n an eter	d ga d int dec	ate o terle reas	xide vel die e	elect	ric		

- Design rule change

Thickness only Е F

D

MEMS element only

- K Passivation only
- M For devices requiring PTC
- For plastic SMD only S
- Т For Solder Ball SMD only

**Component Technical Committee** 

## Appendix 1: Definition of a Qualification Family

The qualification of a particular process will be defined within, but not limited to, the categories listed below. The supplier will provide a complete description of each process and material of significance. There must be valid and obvious links between the data and the subject of qualification.

For devices to be categorized in a qualification family, they all must share the same major process and materials elements as defined below. All devices using the same process and materials are to be categorized in the same qualification family for that process and are qualified by association when one family member successfully completes qualification with the exception of the device specific requirements of section 4.2. Prior qualification data obtained from a device in a specific family may be extended to the qualification of subsequent devices in that family.

For broad changes that involve multiple attributes (e.g., site, materials, processes), refer to section A1.3 of this appendix and section 2.3 of Q100, which allows for the selection of worst-case test vehicles to cover all the possible permutations.

## A1.1 Fab Process

Each process technology (e.g., CMOS, NMOS, Bipolar, etc.) must be considered and qualified separately. No matter how similar, processes from one fundamental fab technology cannot be used for another. For BiCMOS devices, data must be taken from the appropriate technology based on the circuit under consideration.

Family requalification with the appropriate tests is required when the process or a material is changed (see Table A1 for guidelines). The important attributes defining a qualification family are listed below:

- a. Wafer Fab Technology (e.g., CMOS, NMOS, Bipolar, etc.)
- b. Wafer Fab Process consisting of the same attributes listed below:
  - Circuit element feature size (e.g., layout design rules, die shrinks, contacts, gates, isolations)
  - Substrate (e.g., orientation, doping, epi, wafer size)
  - Number of masks (supplier must show justification for waiving this requirement)
  - Lithographic process (e.g., contact vs. projection, E-beam vs. X-ray, photoresist polarity)
  - Doping process (e.g., diffusion vs. ion implantation)
  - Gate structure, material and process (e.g., polysilicon, metal, salicide, wet vs. dry etch)
  - Polysilicon material, thickness range and number of levels
  - Oxidation process and thickness range (for gate and field oxides)
  - Interlayer dielectric material and thickness range
  - Metallization material, thickness range and number of levels
  - Passivation material and thickness range
  - Die backside preparation process and metallization
- c. Wafer Fab Site

### A1.2 Assembly Process - Plastic or Ceramic

The processes for plastic and ceramic package technologies must be considered and qualified separately. For devices to be categorized in a qualification family, they all must share the same major process and material elements as defined below. Family requalification with the appropriate tests is required when the process or a material is changed. The supplier must submit technical justification to the user to support the acceptance of generic data with pin (ball) counts, die sizes, substrate dimensions/material/thickness, paddle sizes and die aspect ratios different than the device to be qualified. The important attributes defining a qualification family are listed below:

**Component Technical Committee** 

- a. **Package Type** (e.g., DIP, SOIC, PLCC, QFP, PGA, PBGA)
  - Same cross-sectional dimensions (Width x Height)
  - Range of paddle (flag) size (maximum and minimum dimensions) qualified for the die size/aspect ratio under consideration
  - Substrate base material (e.g., PBGA)
- b. Assembly Process consisting of the same attributes listed below:
  - Leadframe base material
  - Leadframe plating (internal and external to the package)
  - Die attach material
  - Wire bond material, wire diameter, presence of downbonds, and process
  - Plastic mold compound, organic substrate material, or ceramic package material
  - Solder Ball metallization system (if applicable)
  - Heatsink type, material, dimensions
- c. Assembly Site

### A1.3 Qualification of Multiple Sites and Families

### A1.3.1 Multiple Sites

When the specific product or process attribute to be qualified or requalified will affect more than one wafer fab site or assembly site, a minimum of one lot of testing per affected site is required.

### A1.3.2 Multiple Families

When the specific product or process attribute to be qualified or requalified will affect more than one wafer fab family or assembly family, the qualification test vehicles should be: 1) One lot of a single device type from each of the families that are projected to be most sensitive to the changed attribute, or 2) Three lots total (from any combination of acceptable generic data and stress test data) from the most sensitive families if only one or two families exist.

Below is the recommended process for qualifying changes across many process and product families:

- a. Identify all products affected by the proposed process changes.
- b. Identify the critical structures and interfaces potentially affected by the proposed process change.
- c. Identify and list the potential failure mechanisms and associated failure modes for the critical structures and interfaces (see the example in Table A1). Note that steps (a) to (c) are equivalent to the creation of an FMEA.
- d. Define the product groupings or families based upon similar characteristics as they relate to the structures and device sensitivities to be evaluated, and provide technical justification for these groupings.
- e. Provide the qualification test plan, including a description of the change, the matrix of tests and the representative products, that will address each of the potential failure mechanisms and associated failure modes.

Component Technical Committee

f. Robust process capability must be demonstrated at each site (e.g., control of each process step, capability of each piece of equipment involved in the process, equivalence of the process step-by-step across all affected sites) for each of the affected process steps.

Table A1: Example of Failure Mode/Mechanism List for a Passivation Change

Critical Structure or Interface	Potential Failure Mechanism	Associated Failure Modes	On These Products	
Passivation to Mold	Passivation Cracking - Corrosion	Functional Failures	All Die	
Compound Interface	Mold Compound - Passivation Delamination	Corner Wire Bond Failures	Large Die	
Passivation to	Stress-Induced Voiding	Functional Failures	Die with Minimum Width Metal Lines	
Metallization Interface	Ionic Contamination	Leakage, Parametric Shifts	All Die	
Polysilicon and Active Resistors	Piezoelectric Leakage	Parametric Shifts (e.g., Resistance, Gain, Offset)	Analog Products	

Component Technical Committee

## Appendix 2: Q100 Certification of Design, Construction and Qualification

## Supplier Name:

Date:

The following information is required to identify a device that has met the requirements of AEC-Q100. Submission of <u>the</u> required data in <u>the</u> format <u>shown below</u> is optional. <u>All entries must be completed; if a particular item does not apply,</u> <u>enter "Not Applicable".</u> This template can be downloaded from the AEC website at http://www.aecouncil.com.

### This template is available as a stand-alone document.

	Item Name	Supplier Response
1.	User's Part Number:	
2.	Supplier's Part Number/Data Sheet:	
3.	Device Description:	
4.	Wafer/Die Fab Location & Process ID:	
	a. Facility name/plant #:	
	b. Street address:	
	<u>c. Country:</u>	
<u>5.</u>	Wafer Probe Location:	
	a. Facility name/plant #:	
	b. Street address:	
	<u>c. Country:</u>	
<u>6.</u>	Assembly Location & Process ID:	
	a. Facility name/plant #:	
	b. Street address:	
	<u>c. Country:</u>	
<u>7.</u>	Final Quality Control A (Test) <u>Location</u> :	
	a. Facility name/plant #:	
	b. Street address:	
	<u>c. Country:</u>	
<u>8.</u>	<u>Wafer/</u> Die:	
	<u>a. Wafer size:</u>	
	<u>b.</u> Die family:	
	<u>c.</u> Die mask set revision & name:	
-	d. Die photo:	See attachedNot available
<u>9.</u>	Wafer/Die Technology Description:	
	a. Water/Die process technology:	
	<u>b.</u> Die channel length:	
	<u>c.</u> Die gate length:	
	<ul> <li>Die supplier process ID (Wask #).</li> <li>Number of transistore or gates.</li> </ul>	
	e. Number of mask store:	
10	Tie Dimensions:	
<u>10</u> .	Die Dimensions.	
	a. Die width. b. Die length:	
	c Die thickness (finished):	
11	Die Metallization:	
<u> </u>	a Die metallization material(s)	
	b Number of lavers:	
	c. Thickness (per layer):	
	d. % of allovs (if present):	
12	Die Passivation:	
	a. Number of passivation lavers:	
	b. Die passivation material(s):	
	c. Thickness(es) & tolerances:	

13. Die Overcoat Material (e.g., Polvimide):	
14 Die Cross-Section Photo/Drawing	See attached Not available
15 Die Pren Backside:	
a. Die prep method:	
b Die metallization:	
c. Thickness(es) & tolerances:	
16. Die Separation Method:	
a. Kerf width (um):	
b. Kerf depth (if not 100% saw):	
c. Saw method:	Single Dual
17. Die Attach:	
a. Die attach material ID:	
b. Die attach method:	
c. Die placement diagram:	See attached Not available
18. Package:	
a. Type of package (e.g., plastic, ceramic,	
<u>unpackaged)</u> :	
b. Ball/lead count:	
c. JEDEC designation (e.g., MS029,	
<u>MS034, etc.):</u>	<u></u>
<u>d. Lead (Pb) free (&lt; 0.1% homogenous</u>	
<u>material):</u>	
e. Package outline drawing:	See attached Not available
<u>19.</u> Mold Compound:	
a. Mold compound supplier & ID:	
b. <u>Mold compound type:</u>	
c. <u>Flammability rating:</u>	
d. <u>File Retainant type/composition.</u>	
e. Ig (glass transition temperature)(°C):	$\overline{\text{CTE1}}$ (above Ta) = $\overline{\text{CTE2}}$ (below Ta) =
<u>I. CTE (above &amp; below Tg)(ppm/°C):</u>	
<u>20.</u> Wire bond material:	
a. Wire bond material.	
<ul> <li>D. Write bond diameter (mills).</li> <li>c. Type of wire bond at die:</li> </ul>	
d. Type of wire bond at leadframe:	
e Wire bonding diagram:	See attached
21 Leadframe (if applicable):	
a Paddle/flag material:	
b. Paddle/flag width (mils):	
c. Paddle/flag length (mils):	
d. Paddle/flag plating composition:	
e. Paddle/flag plating thickness (uinch):	
f. Leadframe material:	
g. Leadframe bonding plating composition:	
h. Leadframe bonding plating thickness	
(μin <u>ch</u> ):	
i. External lead plating composition:	
j. <u>External lead plating thickness (µinch)</u> :	

22. Substrate (if applicable):	
a. Substrate material (e.g., FR5, BT, etc.):	
b. Substrate thickness (mm):	
c. Number of substrate metal layers:	
<ul> <li><u>d.</u> Plating composition of ball solderable</li> </ul>	
surface:	
e. Panel singulation method:	
f. Solder ball composition:	
g. Solder ball diameter (mils):	
23. Unpackaged Die (if not packaged):	
a. <u>Under Bump Metallurgy (UBM)</u>	
composition:	
D. <u>Inickness</u> of <u>OBM</u> metal.	
d Bump size:	
24 Header Material (if applicable):	
25 Thermal Resistance:	
20. merida (Vesisiance.	
b $\theta_{\rm ex} \circ C/W$ (approx):	
c Special thermal dissipation construction	
techniques:	
26 Test circuits bias levels & operational	
conditions imposed during the supplier's life	See attached  Not available
and environmental tests:	
27. Fault Grade Coverage (%)	% Not digital circuitry
28 Maximum Process Exposure Conditions:	* Note: Temperatures are as measured on the center of
	the plastic package body top surface.
a. MSL @ rated SnPb temperature:	at °C (SnPb)
b. MSL @ rated Pb-free temperature:	at °C (Pb-free)
c. Maximum dwell time @ maximum	<u>,                                 </u>
process temperature:	
Attachments:	Requirements:
Die Photo	1 A segments Cartification of Desire Construction 8
	1. A separate <u>Certification of</u> Design, Construction &
	fab. and accombly location
Die Cross- <u>S</u> ection <u>Photo/</u> Drawing	lab, and <u>a</u> ssembly location.
Wire Bonding Diagram	2. Design, Construction & Qualification shall be
Die Placement Diagram	signed by the responsible individual at the supplier
Test Circuits, Bias Levels, & Conditions	complete. Type name and sign below.
Completed by: Date:	Certified by: Date:
Typed or	
Printed:	
Signature	
Title:	

**Component Technical Committee** 

## Appendix 3: Plastic Package Opening for Wire Bond Testing

## A3.1 Purpose

The purpose of this Appendix is to define a guideline for opening plastic packaged devices so that reliable wire pull or bond shear results will be obtained. This method is intended for use in opening plastic packaged devices to perform wire pull testing after temperature cycle testing or for bond shear testing.

## A3.2 Materials and Equipment

### A3.2.1 Etchants

Various chemical strippers and acids may be used to open the package dependent on your experience with these materials in removing plastic molding compounds. Red Fuming Nitric Acid has demonstrated that it can perform this function very well on novolac type epoxies, but other materials may be utilized if they have shown a low probability for damaging the bond pad material.

### A3.2.2 Plasma Strippers

Various suitable plasma stripping equipment can be utilized to remove the plastic package material.

### A3.3 Procedure

- a. Using a suitable end mill type tool or dental drill, create a small impression just a little larger than the chip in the top of the plastic package. The depth of the impression should be as deep as practical without damaging the loop in the bond wires.
- b. Using a suitable chemical etchant or plasma etcher, remove the plastic material from the surface of the die, exposing the die bond pad, the loop in the bond wire, and at least 75% of the bond wire length. Do not expose the wire bond at the lead frame (these bonds are frequently made to a silver plated area and many chemical etchants will quickly degrade this bond making wire pull testing impossible).
- c. Using suitable magnification, inspect the bond pad areas on the chip to determine if the package removal process has significantly attacked the bond pad metallization. If a bond pad shows areas of missing metallization, the pad has been degraded and shall not be used for bond shear or wire pull testing. Bond pads that do not show attack can be used for wire bond testing.

**Component Technical Committee** 

## Appendix 4: Minimum Requirements for Qualification Plans and Results

The following information is required as a minimum to identify a device that has met the requirements of AEC-Q100 (see Appendix Templates 4A and 4B). Submission of data in this format is optional. However, if these templates are not used, the supplier must ensure that each item on the template is adequately addressed. The templates can be downloaded from the AEC website at http://www.aecouncil.com.

## A4.1 Plans

- 1. Part Identification: Customer P/N and supplier P/N.
- 2. Site or sites at which life testing will be conducted.
- 3. List of tests to be performed (e.g., JEDEC method, Q100 method, MIL-STD method, etc.) along with conditions. Include specific temperature(s), humidity, and bias to be used.
- 4. Sample size and number of lots required.
- 5. Time intervals for end-points (e.g., 0 hour, 500 hour, 1000 hour, etc.).
- 6. Targeted start and finish dates for all tests and end-points.
- 7. Supplier name and contact.
- 8. Submission date.
- 9. Material and functional details and test results of devices to be used as generic data for qualification. Include rationale for use of generic data.

## A4.2 Results

All of above plus:

- 1. Date codes and lot codes of parts tested.
- 2. Process identification.
- 3. Fab and assembly locations.
- 4. Mask number or designation.
- 5. Number of failures and number of devices tested for each test.
- 6. Failure analyses for all failures and corrective action reports to be submitted with results.

Q100G QUALIFICATION TEST PLAN							
USER COMPANY:				DATE:			
USER P/N: TRACKING NUMBER:							
USER SPEC #: USER COMPONENT ENGINEER:							
SUPPLIER COMPANY: SUPPLIER MANUFACTURING SITES:							
SUPPLIER P/N:				PPAP SUBMISSION DATE:			
SUPPLIER FAMILY TYPE:			REA	SON FOR QUALIFICATION:			
STRESS TEST	ABV	ABV TEST# TEST METHOD Test Conditions/S.S. per Lot/# REQUIREMENTS Lots (identify temp, RH, & bias) S.S. # LOTS					
Preconditioning	PC	A1	JEDEC J-STD-020	Peak Reflow Temp. = Preconditioning used =	Min. MSL = 3		MSL =
Temperature Humidity Bias or HAST	THB / HAST	A2	JESD22-A101/A110		<u>77</u>	<u>3</u>	
Autoclave or Unbiased HAST	AC / UHST	A3	JESD22-A102/A118		<u>77</u>	<u>3</u>	
Temperature Cycle	TC	A4	JESD22-A104		<u>77</u>	<u>3</u>	
Power Temperature Cycling	PTC	A5	JESD22-A105		45	1	
High Temperature Storage Life	HTSL	A6	JESD22-A103		45	1	
High Temperature Operating Life	HTOL	B1	JESD22-A108		<u>77</u>	<u>3</u>	
Early Life Failure Rate	ELFR	B2	AEC Q100-008		800	3	
NVM Endurance, Data Retention, & Operational Life	EDR	B3	AEC Q100-005		77	3	
Wire Bond Shear	WBS	C1	AEC Q100-001		5	1	
Wire Bond Pull Strength	WBP	C2	MIL-STD-883 - 2011		5	1	
Solderability	SD	C3	JESD22-B102		15	1	
Physical Dimensions	PD	C4	JESD22-B100/B108		10	3	
Solder Ball Shear	SBS	C5	AEC Q100-010		10	3	
Lead Integrity	LI	C6	JESD22-B105		5	1	
Electromigration	EM	D1				•	
Time Dependent Dielectric Breakdown	TDDB	D2					
Hot Carrier Injection	HCI	D3					
Negative Bias Temperature Instability	<u>NBTI</u>	<u>D4</u>					
Stress Migration	<u>SM</u>	<u>D5</u>					
Pre- and Post-Stress Electrical Test	TEST	E1	Test to spec				
Electrostatic Discharge Human Body or Machine Model	HBM / MM	E2	AEC Q100-002/3		See Tes	st Method	
Electrostatic Discharge Charged Device Model	CDM	E3	AEC Q100-011		See Tes	st Method	
Latch-Up	LU	E4	AEC Q100-004		6	1	
Electrical Distributions	ED	E5	AEC Q100-009		30	3	
Fault Grading	FG	E6	AEC-Q100-007				
Characterization	CHAR	E7	AEC Q003				
Electrothermally Induced Gate Leakage	GL	E8	AEC Q100-006	For information only	6	1	
Electromagnetic Compatibility	EMC	E9	SAE J1752/3		1	1	
Short Circuit Characterization	<u>SC</u>	<u>E10</u>	AEC Q100-012		<u>10</u>	<u>3</u>	
Soft Error Rate	<u>SER</u>	<u>E11</u>	<u>JESD89-1, -2, -3</u>		<u>3</u>	<u>1</u>	
Process Average Test	PAT	F1	AEC Q001				
Statistical Bin/Yield Analysis	SBA	F2	AEC Q002				
Hermetic Package Tests	<u>MECH</u>	G1-4	<u>Series</u>		39	3	
Package Drop	DROP	G5			5	1	
Lid Torque	LT	G6	MIL-STD-883 - 2024		5	1	
Die Shear Strength	DS	G7	MIL-STD-883 - 2019		5	1	
Internal Water Vapor	IWV	G8	MIL-STD-883 - 1018		3	1	
Supplier:				Approved by: (User Engineer)			

## Appendix Template 4B: AEC-Q100 Generic Data

Objective:			Package:						Qual Plan Ref #:			
Device:			Fab/Assy/Test:						Date Prepared:			
Maskset:			Product Engr:						Date Approved:			
Die Size:			Component Engr:						Approved by:			
Test #		0100 Test Conditions	End-Point	Sample	# of	Total #	Part to be	Differences	Generic	Differences	Generic	Differences
Test #	ADV	Q TOU Test Conditions	Requirements	Size/Lot	Lots	Units	Qualified	from Q100	Family part A	from Q100	Family part B	from Q100
A1	PC	JEDEC J-STD-020	TEST = ROOM	All surface to A2	e mount 2, A3, A4	parts prior 4, A5						
A2	THB / HAST	JESD22-A101/A110	TEST = ROOM and HOT	<u>77</u>	<u>3</u>	<u>231</u>						
A3	AC / UHST	JESD22-A102/A118	TEST = ROOM	<u>77</u>	<u>3</u>	<u>231</u>						
A4	TC	JESD22-A104	TEST = HOT	<u>77</u>	<u>3</u>	<u>231</u>						
A5	PTC	JESD22-A105	TEST = ROOM and HOT	45	1							
A6	HTSL	JESD22-A103	TEST = ROOM and HOT	45	1							
B1	HTOL	JESD22-A108	TEST = ROOM,	77	3	231						
B2	ELFR	AEC Q100-008	TEST = ROOM and HOT	800	3	2400						
B3	EDR	AEC Q100-005	TEST = ROOM and	77	3	231						
C1	WBS	AEC Q100-001	Cpk>1.5 and in SPC	An appro	priate tir	me period						
C2	WPD	MIL STD 883 2011		for each b	onder t	o be used						
02		10112-012-000 - 2011	>95% solder	45		45						
C3	SD	JESD22-B102	coverage	15	1	15						
C4	PD	JESD22-B100/B108	Cpk > 1.5 per JESD95	10	3	30						
C5	SBS	AEC Q100-010	Two 220°C reflow cycles before SBS	101								
C6	LI	JESD22-B105	No lead breakage or finish cracks	10 leads from each of 5	1	5						
D1	EM											
D2	TDDB											
D3	HCI											
D4	NRTI											
<u>D4</u>	<u>SM</u>											
<u>D5</u>	<u> 31VI</u>		All parametric and									
E1	TEST		functional tests	All units	-	All						
E2	HBM / MM	AEC Q100-002/3	TEST = ROOM and HOT	3 per V level per pin combo	1	Var.						
E3	CDM	AEC Q100-011	TEST = ROOM and	3 per V	1	Var.						
E4	LU	AEC Q100-004	TEST = ROOM and HOT	6	1	6						
E5	ED	AEC Q100-009	TEST = ROOM, HOT, and COLD	30	3	90						
E6	FG	AEC Q100-007	90%	1								
E7	CHAR	AEC Q003	1		<u> </u>							
=. E0	61	AEC Q100-006	TEST - POOM	6	1	6			1			
L0		(for information only)	ILSI = KOOM			0						
E9	EMC	SAE J1/52/3	+	10	1	1 30						
E10	SEP	JESD89-1 -2 -3		3	<u> </u>	<u>30</u> 3		<u> </u>	<del> </del>			
<u>F1</u>	PAT	AEC Q001		All units	<u> </u>							
F2	SBA	AEC Q002	1	All units	- 1	All						
G1	MS	JESD22-B104	TEST = ROOM	<u>39</u>	<u>3</u>	<u>117</u>						
G2	VFV	JESD22-B103	TEST = ROOM	<u>39</u>	3	<u>117</u>						
G3	CA	MIL-STD-883 – 2001	TEST = ROOM	<u>39</u>	3	<u>117</u>						
G4	GFL	MIL-STD-883 - 1014	ļ	<u>39</u>	3	<u>117</u>						
G5	DROP		TEST = ROOM	5	1	5						
G6		MIL STD 883 - 2024		5	1	5 F						
67	100	MIL-STD-003 - 2019 MIL-STD-883 - 1019		2 2	1	2			+ +			
90	1444	WIL-010-003 - 1010	1	<u> </u>	<u> </u>	<u> </u>					1	

## Appendix Template 4B: AEC-Q100 Generic Data (continued)

Part Attributes	Part to be Qualified	Generic Family part A	Generic Family part B
User Part Number			
Supplier Part Number			
Die Fabrication Site			
Package Assembly Site			
Final Test Site			
Die Family (Product Line)			
Fabrication Process Technology			
Die Size (W x L x T)			
Die Metallization			
Die Interlevel Dielectric			
Die Passivation			
Die Preparation/Singulation			
Die Attach Material			
Package Type/Pin Count			
Mold Compound Supplier/ID			
Wire Bond Material/Diameter			
Wire Bond Methods			
Leadframe Material			
Die Pad/Flag Dimensions			
Lead Finish			
Die Header Material			
Operating Supply Voltage Range			
Operating Temperature Range			
Operating Frequency Range			
Analog Features/Blocks			
Digital Features/Blocks			
Type(s) of (Embedded) Memory			
Memory Size(s)			
Other Characteristics			

**Component Technical Committee** 

## Appendix 5: Part Design Criteria to Determine Need for EMC Testing

- A5.1 Use the following criteria to determine if a part is a candidate for EMC testing:
  - a. Digital technology, LSI, products with oscillators or any technology that has the potential of producing radiated emissions capable of interfering with communication receiver devices. Examples include microprocessors, high speed digital IC's, FET's incorporating charge pumps, devices with watchdogs, and switch-mode regulator control and driver IC's.
  - b. All new, requalified, or existing IC's that have undergone revisions from previous versions that have the potential of producing radiated emissions capable of interfering with communication receiver devices.
- A5.2 Examples of factors that would be expected to affect radiated emissions:
  - Clock drive (internal or external) I/O Drive
  - Manufacturing process or material composition that reduces rise/fall times (e.g., lower E dielectric, lower p metallization, etc.)
  - Minimum feature size (e.g., die shrink)
  - Package or pinout configuration
  - Leadframe material

Component Technical Committee

## Appendix 6: Part Design Criteria to Determine Need for SER Testing

- A6.1 Use the following criteria to determine if a part is a candidate for SER Testing:
  - a. The part use application will have a significant radiation exposure such as an aviation application or extended service life at higher altitudes.
  - b.
     SER testing is needed for devices with large numbers of SRAM or DRAM cells (≥ 1 Mbit).

     For example:
     Since the SER rates for a 130 nm technology are typically near 1000

     FIT/MBIT, a device with only 1,000 SRAM cells will result in an SER contribution of ~1 FIT.
- A6.2 Examples of factors that would be expected to affect SER results:
  - a. Technology shrink to small L<sub>effective</sub>.
  - b. Package mold/encapsulate material.
  - c. Bump material making die to package connections for Flip Chip package applications.
  - d. Mitigating factors such as implementation of Error Correcting Code (ECC) and Soft Error Detection (SED).
- A6.3 Cases where new SER testing may be required:
  - a. Change in basic SRAM/DRAM transistor cell structure (e.g., L<sub>eff</sub>, well depth and dopant concentration, isolation method, etc.).

# 

# **Revision History**

<u>Rev #</u>	Date of change	Brief summary listing affected sections
-	June 9, 1994	Initial Release.
А	May 19, 1995	Added copyright statement. Revised sections 2.3, 2.4.1, 2.4.4, 2.4.5, 2.8, 3.2 and 4.2, Tables 2, 3, 4 and Appendix 1, 2. Added Appendix 3.
В	Sept. 6, 1996	Revised sections 1.1, 1.2.3, 2.3, 3.1, and 3.2.1, Tables 2, 3, and 4, and Appendix 2.
С	Oct. 8, 1998	Revised sections 1.1, 1.1.3, 1.2.2, 2.2, 2.3, 2.4.2, 2.4.5, 2.6, 3.1, 3.2.1, 3.2.3, 2.3.4, 4.1, and 4.2, Tables 3 and 4, Appendix 2, and Appendix 3. Added section 1.1.1, Figures 1, 2, and 3, and Test Methods Q100-008 and -009. Deleted sections 2.7 and 2.8.
D	Aug. 25, 2000	Revised sections 1.1 and 2.3, Figures 2, 3, and 4, Tables 2, 3, and 4, Appendix 1, and Appendix 2. Added section 2.3.2, Test Methods Q100-010 and -011, and Figure 1.
Е	Jan. 31, 2001	Revised Figure 4.
F	July 18, 2003	Complete Revision.
<u>G</u>	<u>May 14, 2007</u>	Complete Revision. Revised document title to reflect that the stress test qualification requirements are failure mechanism based. Revised sections 1, 1.1, 1.2.1, 1.2.2, 1.2.3, 2.3.1, 2.4.4, 2.5, 3.2, 3.2.3, 4.2, and 4.3, Figure 2, Tables 2 and 3, Appendix 2, Appendix 4A, and Appendix 4B. Added sections 2.1.1, 3.1.1, Table 2 and 3 entries (test #D4, D5, E10, and E11), Appendix 6, and Test Method Q100-012. Deleted Table 2A.