ATTACHMENT 4

AEC - Q100-004 REV-D

IC LATCH-UP TEST
Acknowledgment

Any document involving a complex technology brings together experience and skills from many sources. The Automotive Electronics Council would especially like to recognize the following significant contributors to the development and release of this document:

Latch-up Sub-Committee Members:

- Lynn Norman, AMRDEC
- Alan Righter, Analog Devices
- Wolfgang Reinprecht, AMS
- Mark A. Kelly, Delphi Corporation
- Nick Lycoudes, Freescale
- Michael Stevens, Freescale
- Reinhold Gaertner, Infineon
- Gary.B.Fisher, JCI
- John Baker, Lattice Semiconductor
- Richard Aburano, Maxim
- Brian Standley, Maxim
- Nick Martinez, Microchip
- Bob Knoell, NXP Semiconductors
- Zhongning Liang, NXP Semiconductors
- Theo Smedes, NXP Semiconductors
- Tianyuan Wu, NXP Semiconductors
- Robert Ashton, ON Semiconductor
- Mark Gabrielle, ON Semiconductor
- Thomas Stich, Renesas Electronics
- Marty Johnson, Texas Instruments
- Scott Ward, Texas Instruments
NOTICE

AEC documents contain material that has been prepared, reviewed, and approved through the AEC Technical Committee.

AEC documents are designed to serve the automotive electronics industry through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than AEC members, whether the standard is to be used either domestically or internationally.

AEC documents are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action AEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the AEC documents. The information included in AEC documents represents a sound approach to product specification and application, principally from the automotive electronics system manufacturer viewpoint. No claims to be in conformance with this document shall be made unless all requirements stated in the document are met.

Inquiries, comments, and suggestions relative to the content of this AEC document should be addressed to the AEC Technical Committee on the link http://www.aecouncil.com.

Published by the Automotive Electronics Council.

This document may be downloaded free of charge, however AEC retains the copyright on this material. By downloading this file, the individual agrees not to charge for or resell the resulting material.

Printed in the U.S.A.
All rights reserved

Copyright © 2012 by the Automotive Electronics Council. This document may be freely reprinted with this copyright notice. This document cannot be changed without approval from the AEC Technical Committee.
Change Notification

The following summary details the changes incorporated into AEC-Q100-004 Rev-D:

- Referenced the latest version of the JEDEC IC Latch-up Test specification JESD78.

- Section 2, Terms and Definitions: Added definition for Maximum Stress Voltage (MSV), E-Test (Voltage TriggerLatch-up), VDD Tolerant I/O, and VSS Tolerant I/O.

- Section 4.1, General Latch-up Test Procedure, and Table 2A, E-Test Addendum to JESD78 Specification Table 2, Test Matrix: Clarified use of a voltage trigger (E-test) latch-up test.

- Section 4.2.5, Record Keeping: Added guidance regarding data to be recorded and reported for latch-up testing.

- Section 5, Failure Criteria: Added detailed failure criteria that no longer exists in JEDEC78.

- Appendix A, Examples for Footnotes 2 & 4 (Table 2A): Added guidance regarding different device pins/functions and resulting MSV, Vclamp High, and Vclamp Low calculations.
METHOD - 004

IC LATCH-UP TEST

All Latch-up testing performed on Integrated Circuit devices to be AEC Q100 qualified shall be per the latest version of the JEDEC EIA/JESD78 specification with the following clarifications and requirements (section numbers listed correspond to the JEDEC specification). Text enhancements and differences made since the last revision of this document are shown as underlined areas.

1.1 Class II Classification

All AEC Q100-004 qualification testing shall be performed with the device under test at the maximum ambient operating temperature (JEDEC - Class II).

2 Terms and Definitions

MSV (Maximum Stress Voltage): The maximum stress voltage is the maximum voltage allowed to be placed on any given pin during latch-up immunity testing without causing catastrophic damage, due to electrical over-stress (EOS) not related to latch-up, to the device. MSV is greater than the maximum operating voltage.

Note: MSV is NOT the same as the absolute maximum voltage rating from the device data sheet. MSV applies to latch-up testing only, protecting the DUT from physical damage due to stress mechanisms not directly related to latch-up. An example of an unrelated stress is one exceeding the destructive breakdown voltage of a pin resulting in EOS damage. MSV may be different for each pin and each polarity during testing, depending on process technology and circuit topology. Further, the MSV value depends on the pulse width used during latch-up testing. Shorter pulse widths may allow a higher value for MSV. Therefore, the MSV value chosen should take into account the pulse width as well as process technology and circuit topology.

E-Test (Voltage Trigger Latch-up): It is a latch-up test in which positive and negative voltage trigger pulses are applied to a pin under test. The actual test procedure shall be performed per the I-test procedure, substituting a voltage trigger for the current trigger.

VDD Tolerant I/O: Some applications require that the I/O-pin voltage be independent of the supply voltage level (higher or lower). In both cases a diode between the supply pin and I/O pin is not present, thus the I/O pin voltage will not be clamped internally. The $V_{ABSMAX}$ of these specific pins will be different from the other pins and could also be limited by the process. Testing above $V_{ABSMAX}$ would require setting the MSV according to the process limit. (MSV set by process)

VSS Tolerant I/O: Some applications require I/O pins to have a minimum voltage level less than VSS where a diode between I/O and VSS is not present. These pins must be tested to 1.5 x $V_{ABSMIN}$. MSV needs to be set according to the process limit. (MSV set by process)

4.1 General Latch-up Test Procedure

Products can sometimes be very sensitive to I-test pulses to the point of EOS-like failure. The E-test method provides an alternative way to evaluate the input or output of a device without causing an EOS-like event. The use of a voltage trigger (E-test) latch-up test is considered acceptable. Specific E-test parameters are indicated in Table 2A.
Table 2A: E-test Addendum to JEDEC Specification Table 1, Test Matrix [7]

<table>
<thead>
<tr>
<th>TEST TYPE</th>
<th>TRIGGER POLARITY</th>
<th>CONDITION OF UNTESTED INPUT PINS</th>
<th>TEST TEMPERATURE (±2°C)</th>
<th>$V_{\text{supply}}$ CONDITION</th>
<th>TRIGGER TEST CONDITIONS</th>
<th>FAILURE CRITERIA</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>E-TEST</strong></td>
<td>POSITIVE see FIGURE 5</td>
<td>Max. Logic High [1]</td>
<td>Temperature Class II Maximum operating voltage for each $V_{\text{supply}}$ pin group per device specification</td>
<td>+1.5 times max. Logic High [2,3]</td>
<td>(i$<em>{\text{nom}}$ + 10 mA) or (1.4 (i$</em>{\text{nom}}$), whichever is greater [6]</td>
<td></td>
</tr>
<tr>
<td><strong>NEGATIVE see FIGURE 6</strong></td>
<td>Max. Logic High [1]</td>
<td>Min. Logic Low [1]</td>
<td></td>
<td></td>
<td>-1.5 times min. Logic High [4,5]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Min. Logic Low [1]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:

[1] Max. logic high and min. logic low shall be per the device specification. When logic levels are used with respect to a non-digital device, it means the maximum high or minimum low voltage that can be supplied to the pin per the device specification.

[2] The trigger voltage for positive E-test is given by $V_{\text{TRIGGER}} = V_{\text{MAX}} + 0.5(V_{\text{MAX}} - V_{\text{MIN}})$ with an upper limit of $1.5(V_{\text{MAX}})$ where $V_{\text{MAX}}$ (logic high) and $V_{\text{MIN}}$ (logic low) are defined in JESD78 Section 2. If the Maximum Stress Voltage (MSV) for the pin (see Section 2 herein) is less than $V_{\text{MAX}} + 0.5(V_{\text{MAX}} - V_{\text{MIN}})$ or $1.5(V_{\text{MAX}})$ then the trigger voltage is given by $V_{\text{TRIGGER}} = \text{MSV}$.

[3] Current clamped at (i$_{\text{nom}}$ + 100 mA) or 1.5(i$_{\text{nom}}$), whichever is greater.

[4] The trigger voltage for negative E-test is given by $V_{\text{TRIGGER}} = V_{\text{MIN}} - 0.5(V_{\text{MAX}} - V_{\text{MIN}})$ with a lower limit of $-0.5(V_{\text{MAX}})$ where $V_{\text{MAX}}$ (logic high) and $V_{\text{MIN}}$ (logic low) are defined in JESD78 Section 2. If the Maximum Stress Voltage (MSV) for the pin (see Section 2 herein) is less negative than $V_{\text{MIN}} - 0.5(V_{\text{MAX}} - V_{\text{MIN}})$ or $-0.5(V_{\text{MAX}})$ then the trigger voltage is given by $V_{\text{TRIGGER}} = \text{MSV}$. For VSS tolerant pins the voltage clamp must be set to $-1.5(V_{\text{MIN}})$.

[5] Current clamped at -100 mA or -0.5(i$_{\text{nom}}$), whichever is greater in magnitude.

[6] If the trigger test condition reaches the voltage or current clamp limit and latch-up has not occurred, the pin passes the latch-up test. See Section 5 of the JEDEC specification for complete failure definition.

[7] The trigger conditions herein are not indicative of appropriate trigger conditions for all devices. Appropriate trigger conditions may be more or less stringent. When trigger conditions used in testing differ from this table, the trigger conditions used must be defined in the test results.
4.2.5 Record Keeping

Data shall be recorded for each pin failure and shall include the test condition (including clock frequency for dynamic devices, if used), vector set used for preconditioning, test temperature, trigger condition, and latch-up $I_{\text{SUPPLY}}$ current. Data shall also be recorded for all pins and operating conditions that could not be completely tested per the JESD78 specification. This information shall identify the pins, operating states, and reason for incomplete testing.

4.2.5.1 Passing Level Results

If all device pins pass per the failure criteria requirements specified in Section 5 herein, then the following information shall be reported for each pin:

a. Passing I-test current with applicable $V_{\text{CLAMP}}$ value. If a voltage trigger (E-test) latch-up test is used, report the passing E-test voltage with applicable $I_{\text{CLAMP}}$ value.

b. Passing Overvoltage value for each independent $V_{\text{SUPPLY}}$ pin (or pin group) with applicable $I_{\text{CLAMP}}$ value.

4.2.5.2 Failing Level Results

If any device pins fail per the failure criteria requirements specified in Section 5 herein, then the following information shall be reported for each pin:

a. Failing I-test current with applicable $V_{\text{CLAMP}}$ value. If a voltage trigger (E-test) latch-up test is used, report the failing E-test voltage with applicable $I_{\text{CLAMP}}$ value.

b. Last passing I-test current with applicable $V_{\text{CLAMP}}$ value. If a voltage trigger (E-test) latch-up test is used, report the last passing E-test voltage with applicable $I_{\text{CLAMP}}$ value.

c. Failing Overvoltage value for each independent $V_{\text{SUPPLY}}$ pin (or pin group) with applicable $I_{\text{CLAMP}}$ value.

d. Last passing Overvoltage value for each independent $V_{\text{SUPPLY}}$ pin (or pin group) with applicable $I_{\text{CLAMP}}$ value.

5 Failure Criteria

A device failure is defined by any of the following conditions:

a. Device does not pass the test requirements as stated below:

1. Positive I-test current = $(I_{\text{NOM}} + 100 \text{ mA})$ or $1.5(I_{\text{NOM}})$ whichever is greater, with voltage clamped at 1.5 times maximum logic high or MSV whichever value provides maximum stress without creating an EOS condition.

Note: If E-test is used, positive E-test voltage = 1.5 times maximum logic high with current clamped at $(I_{\text{NOM}} + 100 \text{ mA})$ or $1.5(I_{\text{NOM}})$ whichever is greater. The trigger voltage for positive E-test is given by $V_{\text{TRIGGER}} = V_{\text{MAX}} + 0.5(V_{\text{MAX}} - V_{\text{MIN}})$ with an upper limit of 1.5$(V_{\text{MAX}})$ where $V_{\text{MAX}}$ (logic high) and $V_{\text{MIN}}$ (logic low) are defined in JESD78 Section 2. If the Maximum Stress Voltage (MSV) for the pin (see Section 2 herein) is less than $V_{\text{MAX}} + 0.5(V_{\text{MAX}} - V_{\text{MIN}})$ or $1.5(V_{\text{MAX}})$ then the trigger voltage is given by $V_{\text{TRIGGER}} = \text{MSV}$. 

2. Negative I-test current = -100 mA or -0.5(I_{NOM}) whichever is greater in magnitude, with voltage clamped at -0.5 times maximum logic high or MSV whichever value provides maximum stress without creating an EOS condition. For VSS tolerant pins, the voltage clamp must be set to -1.5 times minimum logic low.

**Note:** If E-test is used, negative E-test voltage = -0.5 times maximum logic high with current clamped at -100 mA or -0.5(I_{NOM}) whichever is greater in magnitude. The trigger voltage for negative E-test is
given by \( V_{\text{TRIGGER}} = V_{\text{MIN}} - 0.5(V_{\text{MAX}} - V_{\text{MIN}}) \)
with a lower limit of -0.5(V_{\text{MAX}}) where \( V_{\text{MAX}} \) (logic high) and \( V_{\text{MIN}} \) (logic low) are defined in JESD78 Section 2. If the Maximum Stress Voltage (MSV) for the pin (see Section 2 herein) is greater than \( V_{\text{MIN}} - 0.5(V_{\text{MAX}} - V_{\text{MIN}}) \) or -0.5(V_{\text{MAX}}) or -1.5(V_{\text{MIN}}) then the trigger voltage is given by \( V_{\text{TRIGGER}} = \text{MSV} \).

3. \( V_{\text{SUPPLY}} \) Overvoltage test = 1.5(V_{\text{MAX}}) or MSV, whichever value provides maximum stress without creating an EOS condition.

b. Device no longer meets the device specification requirements. Complete DC parametric and functional testing (initial and final ATE verification) shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

**Note:** If an ATE verification failure is suspected to be caused by EOS damage during latch-up testing, adjust the trigger clamp level, repeat the latch-up test with new samples, and report test results as defined in Section 4.2.5 herein.
Footnotes 2 and 4 of Table 2A are equations developed to handle products that have selected pins/functions that cannot operate below ground potential. The pins falling into this category generally are differential input pins but could be other functions.

A.1 Example 1: Standard Low Voltage Device

Power supply: 3.6 V  
Ground: 0 V  
Vmax:3.6 V (datasheet operating maximum for pin)  
Vmin:0 V (datasheet operating minimum for pin)

Vclamp High = 3.6 V + 0.5*(3.6 V – 0 V) = 5.4 V  (from Footnote 2 for Table 2A)
Vclamp Low = 0 V – 0.5*(3.6 V – 0V) = -1.8 V  (from Footnote 4 for Table 2A)

A.2 Example 2: High Voltage Device

This device is from a high voltage (60V) DMOS process. This example describes an I/O pin.

Power Supply: VDDNOM = 60V  
VDDMAXOP = 66V  
Ground: VSS = 0V

Minimum Breakdown of active devices (active transistors): VBD = 90V  [N-Well / Psub]

MSV Characterization allows an MSV of 85V (margin of 5V) for this process

Vclamp High = 66V + (0.5)(66V – 0) = 99V  
Vclamp Low = 0V – (0.5)(66V – 0) = -33V  
VDDMAXOP – MSV = -19V

MSV limits the maximum clamp voltage to a spread of 85V in total I/O voltage to supply or ground resulting in the 85V [high voltage] and the -19V [low voltage.]

A.3 Example 3: VDD and VSS Tolerant I/O (Dual Polarity analog pin, MSV application specific)

Specification of a LIN- or CAN-driver of an automotive product. VBAT is supplied by the car battery, the analog I/O (LIN,CAN) needs to be tolerant to over voltage conditions in both directions. The analog I/O pin has an external pull up resistor to VBAT. Due to load dump and ground loss conditions, the pin must be tolerant to +40V and -27V (OEM requirements)

Power supply: 18 V with VABSMAX: 42 V (limited by external load dump protection diode)  
Ground: 0 V

Minimum Breakdown of active devices (Process)  BV > 65 V

High signal of analog I/O pin (LIN, CAN): 18V, VABSMAXIO: +40 V  
Low signal of analog I/O pin (LIN,CAN): 0V, VABSMINIO: -27 V

Vclamp High I/O = 40 V + 0.5*(40 V +(-) 27 V) = 73.5 V; limited by 1.5* VABSMAXIO to +60V  
Vclamp Low I/O = -27 V – 0.5*(40 V +(-) 27 V) = -60.5V; limited by -1.5* VABSMINIO to -40.5V
AEC - Q100-004 - REV-D
August 7, 2012

Automotive Electronics Council
Component Technical Committee

A.4 Example 4: VDD tolerant I/O (MSV set by process limit)

Specification of an automotive product with the feature of an open drain output driver. VBAT is supplied by the car battery, the open drain output device must be tolerant to positive over voltage exceeding VBAT. Therefore it qualifies as a VDD tolerant I/O.

Power supply: 18 V with $V_{ABSMAX}: 42 V$
Ground: 0 V

High of open drain output pin: 12 V with $V_{ABSMAX}: 50 V$
Low of open drain output pin: 0 V

$V_{ABSMAX}$ of any I/O pin is different than the $V_{ABSMAX}$ of Vsupply.

Minimum Breakdown of active devices (active transistors) $BV > 60 V$ (process limit)

$V_{clamp High I/O} = 50 V + 0.5*(50 V - 0 V) = 75 V$; is beyond the process limits, MSV is set to 60V

$V_{clamp Low I/O} = 0 V - 0.5*(50 V - 0 V) = -25 V$; due to the presence of the low side diode the required forcing current will be reached well before the clamping voltage is reached, making the clamping voltage less relevant.

The positive current stress fails because the stress voltage increases up to 65V which exceeds the breakdown voltage of the process. Reducing the MSV to 55V which is still above the maximum available voltage during a transient disturbance leads to a pass and fulfills the specification. The negative stress is easily handled by the drain body diode of the output driver. The report must contain pin names with MSV values to which they were tested.
## Revision History

<table>
<thead>
<tr>
<th>Rev #</th>
<th>Date of change</th>
<th>Brief summary listing affected sections</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>June 9, 1994</td>
<td>Initial Release</td>
</tr>
<tr>
<td>A</td>
<td>May 15, 1995</td>
<td>Added copyright statement. Revised the following: Foreword; Sections 2.3, 2.4, 3.1, 3.2, 3.4, 3.5 (g, h, i, o, and p), and 4.0; Tables 1 and 2; Figures 2, 3, and 4.</td>
</tr>
<tr>
<td>B</td>
<td>Sept. 6, 1996</td>
<td>Revised the following: Sections 1.3.1, 1.3.7, 1.3.8, 2.1, 2.3, 3.1, 3.2, 3.3, 3.4, 3.5 (o, p, and q), 4.0, and 5.0; Figures 1 and 4.</td>
</tr>
<tr>
<td>C</td>
<td>Oct. 8, 1998</td>
<td>Replaced CDF-AEC-Q100-004 with the JEDEC IC Latch-up Test specification EIA/JESD78 with additional requirements. Added the following requirements: Sections 1.2, 1.3, and 4.1 (to correspond with the JEDEC specification section numbers); Table 1A (E-test addendum to JEDEC specification Table 1).</td>
</tr>
<tr>
<td>D</td>
<td>Aug. 7, 2012</td>
<td>Complete Revision. Revised Acknowledgement, Sections 1.1 and 4.1, and Table 2A. Added Notice Statement, reference to latest version of JESD78, Sections 2 (Maximum Stress Voltage, E-Test, VDD Tolerant I/O, and VSS Tolerant I/O), 4.2.5, 4.2.5.1, 4.2.5.2, and 5, Table 2A (footnotes 2 and 4), and Appendix A. Deleted signature block and Section 1.3.</td>
</tr>
</tbody>
</table>